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Abstract 
A study has been made into the fabrication of Schottky and ohmic contacts for MESFET 
and HEMT devices using III-V semiconductors. The aim of this work was to provide 
contact technologies suitable for the specific devices being developed at Plessey Research 
Caswell Ltd. 
Initial investigations involved the improvement of an indium, germanium and gold ohmic 
contact MESFET technology, which was then applied to HEMT structures. The contact 
resistance values obtained were too large and so contacts based on nickel, germanium 
and gold were then investigated. Contact resistance was studied as a function of 
metallisation, surface preparation, alloying schedule, crystal lattice orientation and 
measurement technique. The aims of the investigation were achieved with contact 
resistances of around 0.1 S2mm being obtained on all the devices studied. 
The Schottky contact to AlInAs was investigated for the AlInAs/InGaAs/InP HEMT. 
Pt/Au and Ti/Pt/Au metallisations were studied using large area diode structures. 
Surface preparation and edge effects were investigated using I-V and C-V measurements. 
It was found that the Pt/Au metallisation gave a larger barrier height and a lower reverse 
leakage current than the Ti/Pt/Au metallisation. 
The contact technologies were then applied to the fabrication of the AlInAs/InGaAs/InP 
HEMT. A large increase in the Schottky barrier reverse bias leakage current was 
observed and its origins were investigated. Optimisation of the gate recess etching 
produced devices that pinched off extremely well compared to published results. 
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Chatter One 
Introduction 
Ohmic and Schottky contacts for High Electron Mobility Transistors (HEMTs) have been 
developed and applied to the complete fabrication of the AHnAs/InGaAs/InP HEMT. 
Most of the work was done in the Microwave Department at Plessey Research Caswell 
Ltd as part of a team that was developing the fabrication capability for HEMTs which 
were required for low noise amplification at very high frequencies. 
The Company was developing the conventional HEMT, the pseudomorphic HEMT and 
the AIInAs/InGaAs/InP (sometimes known as the Latticed Matched) HEMT. Recently 
reported results (Hikosaka et al. 1988) indicate that the AlInAs/InGaAs/InP HEMT, 
shows the most promise for high frequency operation, with a current gain cut-off 
frequency (fT) 23 % higher than the pseudomorphic HEMT and 46 % higher than the 
conventional HEMT. Chao et al. (1990) obtained an fi of 186 GHz, a maximum frequency 
of oscillation (fmax) of 405 GHz, and a noise figure of 0.3 dB at 18 GHz. Majidi-Ahy et al. 
(1990) have reported a HEMT MMIC amplifier with a 6.4 dB gain at 94 GHz. 
6 
To achieve the high performance that has been demonstrated by these devices, good 
ohmic and Schottky contacts are necessary. At the start of this work, the ohmic contact 
technology that Plessey Research Caswell Ltd had developed for its MESFET process gave 
unacceptably large contact resistance values when applied to HEMTs. Also, the 
Company did not have a technology for the fabrication of AlInAs/InGaAs/InP HEMTs. 
A suitable ohmic contact technology for all three devices, and a suitable Schottky contact 
technology for the AIInAs/InGaAs/InP HEMT was needed. This thesis describes the 
development of these contact technologies and the fabrication and testing of working 
AlInAs/InGaAs/InP HEMTs and presents and discusses the results obtained. Metal 
Organic Chemical Vapour Deposition (MOCVD) was used to grow the 
AlInAs/InGaAs/InP device structures and Molecular Beam Epitaxy (MBE) was used to 
grow the conventional and pseudomorphic device structures. 
The HEMT's ability to amplify signals at very high frequency while adding very little 
noise makes it the best available device for communication applications. These include 
communication via satellite (be it television, telephone or computer data), local 
distribution of television, as well as personal communications. The All1nAs/InGaAs/InP 
HEMT is particularly suited to integration with optoelectronic devices as they both use 
an indium phosphide (InP) substrate. Standard radar applications can also benefit from 
the HEMT as a low noise receiver component, while novel radar applications such as 
anti-collision devices for motor vehicles may be a future use for the HEMT. 
The HEMT is not the only device that is capable of high frequency amplification. The 
AlInAs/InGaAs/InP bipolar transistor has also been produced with an fT of 165 GHz 
(Chen et al. 1989). However bipolar transistors (including the GaAs heterojunction 
bipolar transistor, HBT) have a large generation-recombination noise due to the base 
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current required for device operation. Electrons have a lower mobility and velocity in 
silicon but silicon /germanium heterojunction devices have been predicted to realise an 
fT of over 75 GHz (Won and Morkoc 1989). 
Chapter two introduces the MESFET, conventional HEMT, pseudomorphic HEMT, and 
AlInAs/InGaAs/InP HEMT devices and briefly describes their operation and method of 
fabrication. The equations that describe the device operation and demonstrate the 
significance of the ohmic and Schottky contact parameters on device operation are 
introduced. The theory of current transport across a metal-semiconductor interface and 
the capacitance of the junction is reviewed. A literature review of ohmic and Schottky 
contacts and the use of the Transmission Line Model (TLM) method is also presented. 
Chapter three describes the main - processing and characterisation techniques used. 
Chapter four presents the results obtained in this work and is divided into ohmic 
contacts, Schottky contacts and devices. 
In chapter five, the most significant results are discussed and compared with current 
theory and the available experimental results that have been reported in the literature. 
Conclusions and the main contributions of this work, to the understanding of the subject 
are presented in chapter six. 
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Chapter Two 
Background and theory 
2.1 Introduction 
To help understand the operation of the HEMT it is useful to first look at the GaAs 
MESFET (Fig. 2.1) which operates in a similar way. A voltage is applied across the 
source and the drain contacts causing a current to flow through the n-doped channel. 
The source and drain contacts (based on gold and germanium) must allow current to flow 
into and out of the GaAs with negligible voltage drop, that is they must be ohmic. The 
heavily doped n-type (n+) layer helps to reduce the resistance of the contacts and also 
provides a low resistance path for the current to flow to the edge of the intrinsic FET. 
The intrinsic FET is the part of the device under the gate. The ohmic contacts are both 
deposited at the same time and then alloyed into the GaAs to give the ohmic behaviour. 
A recess is then etched down to the channel and a titanium/platinum/gold multi-layer 
is then deposited to provide a Schottky contact to the channel. This is only one of a 
number of ways of fabricating FETs. The Schottky contact is called the gate. A negative 
bias (with respect to the source) is applied to the gate to control the current in the 
channel by depleting electrons from the channel. The channel is the region with free 
carriers which can carry current between the source and the drain. The Schottky contact 
is operated in reverse bias, so only a very small current flows between the gate and the 
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channel. The gate contact does not undergo any significant heat treatment during 
fabrication, so avoiding any appreciable inter-diffusion with the GaAs. The distances 
between the ohmic and gate contacts are limited by the alignment tolerance of the 
lithographic technique used. 
2.2 FET performance parameters 
The work covered in this thesis is aimed at improving the performance of the FET by the 
reduction of both the contact resistance (Re) and gate current (I8) which appear as terms 
in the equations that describe the performance of the FET. This section shows the 
importance of reducing the contact resistance and I. to improve the performance 
parameters of an FET. 
2.2.1 Frequency performance 
The MESFET is normally operated in the common source configuration (that is with the 
source grounded) and biased to operate in the saturation region (that is on the flat part 
of the I-V characteristics). The small signal equivalent circuit for this mode of operation 
is given in Fig. 2.2 (Liecht 1976). The physical location of the various elements is given 
in Fig. 2.3. 
In Figs. 2.2 and 2.3 the elements, Rg and Rd are the extrinsic series resistances for the gate 
and drain respectively; R, is the extrinsic resistance due to the source contact;, R,,, at is the 
extrinsic resistance due to the material between the contact resistance and the edge of the 
intrinsic channel (R, and R,,, at together 
form the source resistance : R, ) ; Cd, represents the 
10 
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parasitic capacitance, mainly between the electrodes; Cdg and C83 model the intrinsic gate- 
drain and gate-source capacitances; Cd, models the capacitance between the drain region 
and the channel, R. and Rd, represent the effect of channel resistance; id, is the voltage 
controlled current source where id, = gm exp(-jwtio); gm is the transconductance, Co the 
angular frequency of the applied signal and ;a phase delay reflecting the carrier transit 
time in the channel. 
One of the most commonly quoted parameters to describe the performance of a FET is 
the frequency at which the current gain changes from being greater than unity to being 
less than unity. This quantity is known variously as the transition frequency, critical 
frequency and current gain cut-off frequency; it is denoted by fr. It can been shown that 
(Sze 1981), within certain approximations, 
_ 
gm fT 
27[03 (2.1) 
If we assume that the electrons under the gate travel at a constant velocity known as the 
saturated velocity, vsAT, the current through the channel (Id) may be given as: 
ras=ngVSAT 
and 
(2.2) 
9m_VsAT (2.3) 
Cg9 ig . 
where n is the sheet density of electrons under the gate, q the charge on each electron 
and 'g is the gate length. It follows that: 
_ 
VSAT 
fT 
27119 
(2.4) 
When a negative voltage is applied to the gate of a MESFET, the electrons closest to the 
gate are removed, which has the effect of reducing Cg, (analogous to moving the plates 
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of a parallel plate capacitor further apart). For equation 2.3 to hold, as C8, gets smaller, 
so must the transconductance (gm). This means that the transconductance of a MESFET 
will be reduced as the input signal becomes more negative (Fig. 2.4), resulting in 
distortion of the signal. 
The transistor will continue to have gain at frequencies higher than fT up to a maximum 
frequency of oscillation, f., ax 
(Sze 1981), where 
fmax _ 
fT 
2( 
Ri+Rg+R, +R1 (2.5 ) mat +27LfTRgC g) 
2 
Rd$ 
Thus by reducing the contact resistance (Re), f. . will be increased. 
The maximum possible gain of a FET operating at frequency f (< fm. ) will often follow 
the expression (Wolf 1970): 
Gzý 
ff 
,s (2.6) 
for large values of frequency. Again a reduction in the contact resistance (Re) will 
increase this parameter. 
The maximum power (Pmax) that a PET can deliver to a load resistor can be expressed as 
.- (Sze 1981): 
P- Im x 
(V9-Vp-Vk) (2.7) max 8 
where Imex is the maximum channel current, Vgd is the maximum gate-drain voltage when 
biased at the pinch off voltage, VP. The knee voltage NO is the voltage at which the 
channel current saturates. The source-gate voltage at the pinch-off voltage will cause a 
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leakage current to flow (Is), and if this current is too large the gate Schottky contact will 
breakdown. Therefore it is important to keep the gate current sufficiently small so that 
the maximum power can be delivered. 
J 
2.2.2 Noise performance 
The FET is used for high frequency amplification where the noise added to the amplified 
signal is required to be as small as possible. The FET is a low noise device compared to 
a bipolar transistor for microwave and higher frequencies. 
The theory of noise modelling is far from complete, but the Fukui model (Fukui 1979) 
gives an expression for the extrinsic noise. Fig. 2.5 shows the equivalent circuit of a GaAs 
MESFET that is used for noise analysis where the noise sources ing, id, e8 and e,,, 
represent the induced gate noise, drain circuit noise, thermal noise of the gate 
metallisation resistance R8, and thermal noise of the source series resistance R,, 
respectively. Parameters e, and Z, represent the signal source voltage and source 
impedance. Using this model Fukui derived the expression for minimum noise figure 
(Fm;,, ) of a GaAs MESFET operating in the microwave region below fT as 
i 
Fmin'l+Kf( ) (9m(R9+R, +Rmt: ) 2 
(2.8) 
fT 
where Kf is a fitting factor representing the intrinsic noise. - Again it can be seen that by 
reducing R, the performance of the device can be improved. A high transconductance 
device is required to achieve low noise amplification CTasker and Hughes 1989). The 
contact resistance (R) forms part of the source resistance (R, ), where R, =1, + R,,,, t, which 
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Equation 2.8 is only a first approximation for the minimum noise figure. It does 
indicate the importance of reducing the contact resistance (Re). 
degrades the transconductance (gn, ) according to the equation (see Appendix 1), 
_ 
9''"i (2.9) 91 
+g, iR9 
where g,,, x = extrinsic gm, and gm = 
intrinsic g, . 
Equation (2.9) has been used to plot (Fig. 
2.6) gmx against g,,,, for various values of source resistance (R, ) and shows that as gm; 
increases, the effect of source resistance (Rs) becomes more severe. It is therefore 
imperative to keep source resistance (RS) (and therefore R) as small as possible. 
The noise figure varies with the gate and drain bias voltages at a given frequency. The 
minimum noise figure is usually obtained close to pinch off with low drain current but 
still operating in the saturated region. Because of this, it is important that the gate 
Schottky contact is sufficiently good, so that the device can be pinched off. However for 
a real Schottky contact, a direct current flows which reduces the effect of the applied 
voltage to V8, (eff), where 
V9s(eff) V,,, (app) -Vr9 Vrs (2.10) 
where Vgs(app) = applied voltage across external device, V,, (eff) = VB, across the intrinsic 
device, VTg = voltage dropped due to current through the gate, V = voltage dropped due 
to current through the source resistance. 
If the gate leakage current becomes too large, VT8 and Vr, will reduce VB, (eff) and the gate 
will be unable to stop current flow in the channel of the FET, that is the device will not 
pinch off, resulting in I-V characteristics like Fig. 27. Also the bias point for minimum 
noise operation is usually at a low Id, and this may not be achieved. 
The gate leakage current of an FET is also an important parameter for the noise 
performance of a p-i-n photodiode receiver when an FET is used as the amplifier (Brian 
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and Lee 1985). For low bit rates, the dark current, Ii, caused by the leakage of the 
photodiode and the gate leakage current of the FET, can be a dominant source of noise 
and so FETs for this type of application should have a low leakage current, ie Ig should 
be small. 
2.3 The conventional HEMT 
A conventional HEMT, shown in Fig. 2.8, has similar features to a MESFET; however an 
extra layer (of AlGaAs) exists between the cap and channel layers. Due to the conduction 
band discontinuity between the AlGaAs and the GaAs some of the free electrons from 
the donors in the AlGaAs are transferred to the undoped GaAs channel layer (Fig. 2.8B), 
where they are confined to a very thin layer, of about 6-12 nm, known as the two 
dimensional electron gas (2DEG). The ionised donors deliberately introduced into the 
GaAs MESFET channel scatter the electrons as they travel along the channel so reducing 
their mobility and velocity; Table 2.1. By separating the electrons from the ionised 
donors, the HEMT attempts to achieve the mobility and velocity of undoped GaAs but 
with a large number of carriers present. The main cause of electron scattering in undoped 
GaAs at room temperature is the thermal vibration of the lattice atoms (known as 
phonons). If the temperature of the undoped GaAs is reduced the thermal vibrations also 
reduce and the electrons mobility/velocity increase. Reducing the temperature of 
moderately doped GaAs does not significantly improve the electrons' mobility/velocity 
as the ionised donors are still present. 
Fig. 2.9 shows that the for low current values, the transconductance for a HEMT increases 
with increasing Id,. This is partly due to the electrons being confined by the 
AIGaAs/GaAs interface and results in less distortion to the input signal. The 
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transconductance for a MESFET decreases as Id, increases. A peak in transconductance 
occurs at about 50% of Idsg (for this particular device), where Idy, = Id, when V8, =0 volts. 
The transconductance decreases at high current due to electrons returning into the 
AIGaAs layer. 
Temperature undoped GaAs doped GaAs (1018) 
Low field electron 
2 
300 K 8x 103 4x 103 
mobility (cm lV-s) 77 K 1 x10s 4x103 
Peak electron 
velocity (cm/s) 
300 K 3x 10' Ix 107 
77K 4x10' 2x10' 
Table 2.1: Electron mobilities in undoped and doped GaAs 
(approximate values). 
Returning to equation 2.4, it is seen that for a given 18, the fT of a transistor can only be 
increased by increasing vsAT, which is exactly what a HEMT achieves. The 1g can be 
reduced only as far as the lithography techniques allows, but below about 0.5 pm, the 
electrons may traverse the channel under the gate without scattering and the value of vsAT 
increases (known as velocity overshoot). 
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2.4 The pseudomorphic HEMT 
If some of the gallium in the GaAs crystal is replaced with indium, then the electron 
mobility and velocity increase. The HEMT can therefore be improved by using a layer 
of InyGal_1As (with 0<y< 1). Replacing some of the gallium with indium also increases 
the lattice parameter of the material. If the percentage of indium is kept small, for 
example y<0.2, and the layer thickness is less than about 12 nm, then the InyGa1. yAs 
layer will grow with the same lattice constant (in the plane parallel to the surface) as that 
of the underlying GaAs, that is the InYGa, _YAs 
layer copies the size of the GaAs crystal 
and is strained; a device with such a layer is often referred to as a pseudomorphic HEMT 
(Fig. 2.10). 
Fig. 2.11 shows the family of binary compounds AlAs, GaAs and InAs plotted with 
respect to their lattice parameter and bandgap energy (E8). The lines (which in reality are 
curved) joining the binary compounds represent the ternary compounds A1xGa, _XAs, 
In, Ga, 
_yAs and 
AkIn1, As. As the percentage of indium in the InnGa,. yAs compound 
is 
increased, the electron mobility/velocity increases but so does the crystal ý lattice 
parameter. If the percentage of indium or the thickness of the InYGa, _yAs 
layer is too 
large, dislocations will be produced to reduce the strain in the layer. These dislocations 
will scatter the electrons in the channel, reducing their velocity and so will give a poor 
device performance. 
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2.5 The AlInAs/InGaAs/InP HEMT 
A fourth binary compound, InP, is also plotted on Fig. 2.11. InP has a larger lattice 
parameter than GaAs. The lattice parameter of Inos3Gao, 47As (referred to as InGaAs from 
now on) corresponds to that of InP, and so such layers can be grown on InP without any 
mismatch. Devices with such layers will be referred to as the AlInAs/InGaAs/InP HEMT 
(Fig. 2.12). The wide bandgap material that provides the electrons for the 2DEG is now 
Al048Ino. 52As which is also latticed matched to InP. 
To separate the ionised donors from the 2DEG, a thin layer of undoped AIo. 48In0S2As is 
grown before the doped AL 48In0SZAs and is referred to as a spacer layer. Spacer layers 
are also often incorporated in conventional and pseudomorphic HEMTs. The thickness 
of this spacer layer must be large enough so the interaction between the electrons and the 
donor ions is sufficiently small, but if it is too thick, there will not be enough electrons 
in the 2DEG, so a compromise is required for optimum device performance. The gate 
Schottky contact is produced by depositing the gate metal on an undoped A10.48In052As 
layer. However a large gate leakage current is usually reported for this device and is a 
major problem for the AIInAs/InGaAs/InP HEMT. 
As well as benefitting from the increased electron, mobilities and velocities due to the 
large percentage of indium in the InGaAs channel, the Al lna,; 2As/In0.53Gaa, 47As 
conduction band discontinuity (the energy step in the conduction band at the 
Alfl. 48In052As/In0.53Gaa. 47As interface) of about 0.5 eV, is about twice that of a typical 
conventional heterojunction allowing the electrons confined in the channel to have greater 
energies. The Alo. 48Ino. 52As and Ino. S3Ga0.47As layers will be referred to as AlInAs and 
InGaAs from now on. 
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2.6 Metal-semiconductor contact theory 
2.6.1 Introduction 
The theory of ohmic and Schottky contacts and their practical implementation to GaAs 
MESFETs has been extensively covered in the literature (see for example Rhoderick and 
Williams 1988). In this section the mechanisms of current flow across a metal- 
semiconductor contact are summarised and the methods used to determine the Schottky 
barrier height and ohmic contact resistance are given. The application of these contacts 
to HEMT devices and in particular the AlInAs/InGaAs/InP HEMT is reviewed. 
When a metal and an n-type semiconductor are brought into contact, the Fermi levels 
align due to a flow of electrons from the semiconductor into the metal. This produces 
a region in the semiconductor which is depleted of mobile carriers (known as the space- 
charge region) and also a thin layer of extra conduction electrons just inside the metal 
surface. The space charge region produces an electrostatic potential across the junction. 
If a uniform distribution of ionized impurities is assumed, Poisson's equation yields a one 
dimensional parabolic potential energy barrier, Fig. 2.13 (Rideout 1975), described by 
(b (x) = 
22E E2 (2.11) 
so 
for 0<x<w, where Nd is the ionised donor concentration in the semiconductor, C. is 
the static relative dielectric constant, e is the permittivity of free space. Equation 2.11 
uses the depletion approximation; that is a box-like charge distribution that allows the 
effect of free carriers crossing the space-charge region to be ignored. The depletion layer 
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width, w, is related to the energy band bending in the semiconductor depletion region, 
Eb, by 
Eb=4ýb-(Os-qV= 
q2Nw2 (2.12) 
2 Es Eo 
where ýb is the barrier height, 4, is the position of the Fermi level relative to the 
conduction band edge and V is the applied forward bias. 
For an ideal contact at zero bias, the barrier height 4b (for electron flow from the metal 
to the semiconductor) is given as ýb = 4q, - Xs (Rhoderick 1988), where 0m is the metal 
work function and X. is the semiconductor electron affinity, and so should depend on the 
metal used. However for 'real' contacts to n-type GaAs the barrier height is 
approximately 2/3 of the bandgap, that is the barrier is independent of metal. Bardeen 
(1947) proposed that a high density of surface states pins the Fermi level at the interface. 
Charge can be transported across the barrier by: 
a. emission of electrons over the top of the barrier, 
b. quantum-mechanical tunnelling through the barrier, 
c. recombination in the space-charge region, 
or 
d. recombination in the neutral region ('hole injection'). 
2.6.2 Emission over the barrier 
For lightly doped semiconductors with fairly high mobility, thermionic emission is the 
dominant mode of current transport across the potential barrier. A schematic 
representation of rectification due to thermionic emission of carriers over a Schottky 
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barrier in an n-type semiconductor is shown in Fig. 2.14 (Rideout 1975) where Jf and Jr 
are the forward and reverse currents respectively. Under forward bias the barrier to 
electron flow from the semiconductor is reduced as the bias is increased. However under 
reverse bias the barrier to electron flow from the metal to the semiconductor remains 
unchanged as the magnitude of the bias is varied. The total current density of electrons 
that can then be emitted over the barrier is given as (Rhoderick 1988): 
J=A'T2exp(- b) [exp(kV) -1] 
(2.13) 
where A* is the appropriate Richardson constant for the semiconductor, k is the 
Boltzmann constant and T the absolute temperature. It will be noted that the current 
under reverse bias tends towards a constant value. For Schottky diodes made from fairly 
high mobility semiconductors the forward current is limited by thermionic emission 
providing the forward bias is not too large. 
2.6.2.1 Image force lowering 
Assuming that there is no layer of charge between the metal and the semiconductor (that 
is an interfacial layer), the maximum potential energy in the barrier is lowered by an 
amount; 
D4)bo- ýE d2ý (4b-V-Vn- QT) ]° 
8 X(2 
. 14) 
8) 8 
where 4Lo is 4b at zero bias, E1" is the high frequency permittivity, V is the energy 
difference between the Fermi level and the bottom of the conduction band, the effective 
barrier (4e) to electron flow is therefore given as 
k=4ýb-Aobo (2.15) 
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Assuming that do. /dV is constant, the bias dependence of equation 2.14 and other 
factors such as quantum mechanical tunnelling (see section 2.6.3) can be accounted for 
using an ideality factor, n, so that current density can be given as; 
J=Joexp( 
nkT) 
[1-exp(- 
kT)) 
(2.16) 
where 
Jo=A'T2exp [ -q(4 0- 
4 0)) (2.17) 
and 1 /n =1- (doe/dV). When V is greater than 3kT/q, equation 2.16 can be adequately 
approximated by 
J=Jaexp( V) (2.18) 
nkT 
If n is constant, a straight line of slope q/nkT will be obtained by plotting ln[j/{1-exp(- 
gV/kT)}] against V. If die/dV varies with bias, n is obtained from the slope at each bias 
point. It is often more convenient to plot log10 J against V; the gradient of the curve, m, 
is then given as: 
m- 
qogl e (2.19) 
nkT 
and 
q'logioe 
n= 
rakT 
(2.20) 
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2.6.3 Quantum-mechanical tunnelling 
The solutions of Schrodinger's equation, give electron energies in the bandgap as 
exponentially damped waves. The probability therefore exists for an electron with energy 
lower than the Schottky barrier to penetrate the barrier (Padovani and Stratton 1966). 
Padovani and Stratton, and Crowell and Rideout (1969) have studied this quantum- 
mechanical process and the essential features are: 
1. In Forward bias, quantum-mechanical tunnelling (field emission) occurs only in heavily 
doped (degenerate) semiconductors. 
2. The I-V relationship is of the form: 
J=Jeexp ( V) (1-exp (q )) (2.21) 
where 
Eo=Eoocoth( qE00 ) (2.22) 
and E00 is referred to as the diffusion potential of a Schottky barrier. J. is weakly 
dependant on bias voltage. 
2.6.4 Recombination in the depletion region 
The current density due to recombination centres, for low forward bias is given 
approximately by (Sah et al 1957): 
Jz=Jroexp( 
c7V 
) (1-exp(- 
kT)) (2.23) 2kT 
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where JA = qn; w/2iß and n; is the intrinsic electron concentration, w is the thickness of 
the depletion region and 'r, is the lifetime of electrons within the depletion region. 
When equation 2.18 is used to plot the I-V characteristics the recombination term is not 
seen, but if ln[j/(l-exp(-qV/kT))] is plotted against V the recombination current can be 
resolved from the thermionic term. 
2.6.5 Hole injection 
Hole injection has been extensively studied by Henish (1957). For plane contacts the hole 
current density can be written using p-n junction theory as; 
Jh= 4Dp0 [exp( kT) -1] (2.24) 
where po (=n, 2/Nd) is the equilibrium density of holes just outside the depletion region, 
and Dp and L are the diffusion constant of holes in the bulk semiconductor and the 
thickness of the neutral region respectively and n; is the intrinsic electron concentration. 
For very large currents, the injection ratio, yy, (where yh = Jh / [J1, + J., ) rises linearly with 
J (Scharfetter 1965) due to the electric field in the neutral region giving rise to a significant 
drift component. The critical current, J, is typically - 105 Amt. Green and Shewchun 
(1973) have extended the theory of Scharfetter and have found that there is a limit to the 
growth of the injection ratio with increasing current density. 
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2.6.6 Reverse characteristics 
The reverse current density should saturate at Jo = A"T2exp(-q4b/kT) but for the following 
reasons this does not happen. 
2.6.6.1 Image force lowering of the barrier height 
Image force lowers the barrier according to equation 2.14 when V is replaced by -Vi. i 4bo 
is proportional to V, '"4 for large values of reverse bias so a plot of In j against V,, '1` should 
give a straight line fit with the intercept with the In J axis equal to In Jo. Usually the 
barrier lowering is greater than can be explained by image force alone. The presence of 
an interfacial layer can cause a barrier lowering for both reverse and forward bias 
voltages and this will be discussed later. Even for diodes with no interfacial layer there 
still exists a layer of interface states between the metal and the semiconductor which can 
act as an interfacial layer. 
2.6.6.2 Tunnelling 
Fig. 2.15 shows the Field emission and Thermionic-field emission currents that can occur 
with reverse bias. In the thermionic-field regime the I-V relationship has been derived 
by Padovani and Stratton as: 
J=-Jexp( 
lEýI) 
(2.25) 
for values of reverse voltage exceeding 3kT/q, where: 
For reverse bias voltages exceeding 3kT/q, equation 2.21 becomes 
which is identical to equation 2.25 as far as the exponential term is concerned. J, is a 
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Eo0 
_q-1 
-i 
) -tanh ( 
gE0o kT Eo (2 . 
26) E QE 'DO 
kT kT 
J= -Jexp (Vr ( -E E)) 
(2.27) 
0 
slowly varying function of applied bias. Equation 2.25 can be written as; 
J= -J5exp ( 
qkT) (2.28) 
where n''' =1- n 1, and n (=qEo/kT) is the ideality factor for forward bias. Field emission 
may occur even though the semiconductor is not degenerately doped. 
At the edge of a diode, crowding of the field lines causes an increase in field strength 
which may reduce the barrier width and exaggerate the effect of image-force lowering. 
If edge effects are avoided, a diode will eventually breakdown due to either thermionic- 
field emission or to impact ionization causing an avalanche of electron-hole pairs, 
depending on the donor density. 
2.6.6.3 Generation in the depletion region 
At low donor densities generation of electron-hole pairs (due to the electric field or 
thermal energy) in the depletion region gives rise to a current density: 
Jýgnjw 
9 2. rr 
(2.29) 
where ; is the recombination rate, w is the width of the depletion region and is 
proportional to (Vdo + Vr)"Z and so Jg increases with reverse bias (Vdo is the diffusion 
voltage at zero bias). 
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2.6.7 The effect of an interfacial layer 
Fig. 2.16 shows the band diagram of a diode with an interfacial layer. There are three 
main effects which modify the current flow, these being: 
1. The potential drop in the interfacial layer (Vi) lowers the zero bias barrier height 
(¢b0). 
2. Electrons have to tunnel through the layer so reducing the current in a manner 
equivalent to a reduction in A** (A" = A' corrected for quantum-mechanical 
reflection and phonon backscattering. 
3. When a bias is applied across the diode, part of the voltage is dropped across 
the interfacial layer and so 4b is a function of bias which changes the I-V 
characteristics. 
If the probability of tunnelling through the interfacial layer is small or if phonon back- 
scattering or quantum-mechanical reflection are significant, an additional current may 
occur due to the capture of conduction band electrons by interface states (Strikha and 
Ki 'chitskaya 1968, and Card 1975b). 
The interfacial layer may also increase the minority-carrier injection ratio under forward 
bias. For thin layers, the electron current is limited by thermionic emission and is 
therefore proportional to the number of electrons that can tunnel through the interfacial 
layer, but the hole current is limited by diffusion in the neutral region and is relatively 
unaffected by the interfacial layer. For thicker layers, a major realignment of the bands 
in the semiconductor with respect to the Fermi level in the metal results in far more holes 
being able to tunnel from the metal into the semiconductor (Card and Rhoderick 1973, 
Livingstone et al 1973 and Haeri and Rhoderick 1974). 
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For reverse bias voltages, an interfacial layer causes the effective barrier height to 
decrease with increasing bias. The reverse current of a diode may be greater for a diode 
with a thick interfacial layer than that for a diode with a thin interfacial layer (Card and 
Rhoderick 1971b), because the reduction in barrier height overcompensates for the 
tunnelling required to cross the interfacial layer. Thanailakis and Northrop (1971) found 
that the lowering of the barrier under reverse bias can have a time constant of hours due 
to slow interface states associated with the interfacial layer. 
2.6.8 The 'T. effect 
The value of n should be independent of temperature if its departure from unity is due 
to image-force lowering or interface states. However if it is due to recombination in the 
depletion region or from thermionic-field emission, n will be temperature dependant. 
According to Padovani and Sumner (1965) and Padovani (1967) the current density can 
be expressed as: 
LT=AT 2exp( k( 
To) [exp( 
k(T 
T)-1) (2.30) 
0) 
where To is independent of temperature and voltage over a wide range of temperatures 
and so, n=1+ (To/T). This effect seems to be a property of fabrication technique and 
is not fully understood. To is typically in the order of 10 - 100 K. 
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2.6.9 The capacitance of a Schottky barrier 
The definition of capacitance is: 
C= - (2.31) 
When a Schottky barrier is under reverse bias there are two sources of charge in the 
depletion region: the positive charge Qd due to uncompensated donors in the depletion 
region and the positive charge Qh due to holes in the valence band. When the bias 
changes A Qh is negligible and so the capacitance can be given as: 
C= 01 8v1 
or as: 
(2.32) 
1_1 
C=( ý2 d) 2 (Vao+V: _ 
k) i (2.33) 
q 
where VdO is the diffusion voltage at zero bias, Fig. 2.16. The intercept with the x-axis on 
a C2 against V, plot gives VI (intercept) = Vdo - kT/q. Nd is obtained from the slope of 
the line and using, 4b = Vdo + V,,, the barrier height is given as: 
lob" V+Vn+ 
kT (2.33b) 
4 
where V. = (kT/q)1n(N, /Nd) and: 
3 
Nc=2(2tt mh2T) 2 MC (2.34) 
(Sze 1981) where mde = density-of-state effective mass for electrons, = 7.64 x 102 for 
AL 48ln052As (Pearsall et al 1982), h= Planks constant and M, is the number of equivalent 
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minima in the conduction band (= 1 for AIo, 48InO_52As). V for Alo. 481n0.52As is calculated to 
be 0.06 eV. 
Using the depletion approximation (Rhoderick 1988), the diffusion voltage is given by: 
gNdwa 
_ 
Qdz 
Vd= 
2e _ 
(2.34b) 
s 
2sNd 
and the capacitance per unit area: 
C=( ýsNd 2s (2.34c) 
2 Vd w 
where w is the width of the depletion region. 
2.6.9.1 The effect of an insulating interfacial layer 
For very thin interfacial layers (< 20 A), the occupation of the interfacial states is 
determined by the Fermi-level in the metal, the states being emptied or filled by the 
tunnelling of electrons to or from the metal. The capacitance is still given by equation 
2.32. According to Cowley (1966), a plot of 1 /C2 will intercept the voltage axis at VII and 
is given as: 
112 
Vi=Vdo- 
kq 
+a( 
2g8d) 2 (Vdo- qT) 2+ q2 (2.35) 
where 
8es 
a= ei (2.36) 
and 5 is the interfacial thickness and D, is the density of states. This assumes that D, is 
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constant for the interface states whose occupation is changed by the application of a bias 
and the effect of holes is neglected. 
2.7 Review of published data on ohmic contacts 
It has been shown that the source resistance (R, ) should be minimised to improve the 
performance of the FET. The extrinsic resistance k., can be reduced by reducing both 
the distance between the source and gate contacts and especially, the gate recess width 
on the source side. R111et is also reduced by increasing the number of available carriers 
particularly in the gate recess where the doping of the cap layer has no effect. 
To optimise the contact resistance (Re), a suitable fabrication technique has to be 
established and optimised, which in turn requires a technique for measuring the contact 
resistance 
2.7.1 Ohmic contacts and the Transmission Line Model (TLM). 
The surface states of GaAs mean, that in practice, ohmic contacts can only 
be made by heavily doping the surface of the semiconductor. This is usually done in two 
stages. The semiconductor can be doped during the growth of the contact layer or doped 
by ion implantation (followed by a heat treatment to remove the crystal damage). The 
maximum active dopant concentration that can be achieved by these methods is about 
5x1018 cm 3. The second dopant stage is obtained by heating the semiconductor (known 
as alloying) after the contact has been deposited. Dissolution of gallium into the contact 
metal occurs, leaving gallium vacancies, so allowing a dopant (eg germanium) contained 
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in the deposited contact, to settle on the vacancies and so doping the GaAs beneath the 
contact. Most contacts to GaAs/InGaAs are gold based as gallium will readily dissolve 
in gold. Ohmic contacts are readily made by this method. However ohmic contacts often 
have to be of low resistance, smooth and small in size. Other metals are added to obtain 
these features, for example nickel, titanium, platinum, and silver. 
In order to develop an ohmic contact process a method of assessing the contacts has to 
be found. The usual way is to use a method called the Transmission Line Model (TLM). 
The TLM method has been successfully used for assessing ohmic contacts to GaAs 
MESFET structures for some time (Berger 1972). The contact resistance can be expressed 
in terms of resistance per area, that is contact resistivity, p, conventionally quoted in units 
of Qcm Z, or as a normalised contact resistance for a1 mm width of contact edge, R with 
units S2mm. The extraction of contact resistivity involves an assumption that the material 
beneath the contact has the same sheet resistance as the material between the contacts. 
Ketterson et al (1985 1) applied the TLM method to alloyed contacts on HEMT structures 
and concluded that the contact resistance (R, ), measured in f2mm was more meaningful 
than p, measured in f2cm Z. However, the presence of a heterojunction in the HEMT, can 
lead to the TLM method measuring the contact resistance to the highly doped cap layer 
only and not to the 2DEG. Look (1988) proposed a two layer TLM method for use with 
the HEMT structure although a highly doped cap was not properly dealt with. The 
problem has also been studied by Feuer et al. (1985) and by Lee and Cromwell (1985). 
Attempts to remove the highly doped cap after contact fabrication (by using the contacts 
as an etch mask) resulted in undercutting of the contact (Jones and Eastman, 1986) 
making the results ambiguous (Ketterson et al., 1985 2). Capani et al. (1984) used a 
HEMT like structure eliminating assessment problems due to conduction in the cap by 
using a test layer which had an undoped cap, an undoped AlInAs layer and a highly 
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doped channel layer. O'Connor et al. (1987) decided to measure the contact resistance 
(Re) by the TLM technique and also the source to drain resistance (R) of a fully 
of 3.6 S1mm was obtained using a Ni/Ge/Au/Ni/Au fabricated HEMT. An average R. 
metallisation on a conventional HEMT structure. Alamo et al. (1989) proposed measuring 
the source resistance by the floating-gate TLM technique, which uses a set of HEMTs with 
differing gate lengths. Liu et al. (1989) have also proposed a method for measuring 
source resistance (R), using the gate leakage current. 
An extension of the one layer Magneto-TLM technique (Look 1987) to two layers (Look 
1988) reveals information on the electrical properties of the material both between the 
contacts and under the contacts. Ikosi-Anastasiou et al. (1988) describe a Kelvin-TLM 
technique which also allows the value of sheet resistance under the contact to be 
determined and so increases the understanding of ohmic contacts. 
2.7.2 Ohmic contacts for the AlInAs/InGaAs/InP HEMT 
The first results to be reported for an ohmic contact to an AlInAs/InGaAs/InP HEMT 
were by Chen et al. (1982) who obtained a contact resistance (Re) of 6.4 f2mm using a 
Ge/GeAu/Pt/Au alloyed contact to a surface AlInAs layer. Capani et al. (1984) used an 
InGaAs layer on top of the AlInAs layer to stop oxidation of the aluminium containing 
layer. In an attempt to measure the contact resistance to the channel layer (InGaAs) and 
not just to the cap layer, the channel was doped and the cap was left undoped. A 
minimum contact resistance (Re) of 0.06 f2mm was obtained by alloying a 
Ni/Ge/Au/Ag/Au contact using a transient alloying technique. This involved placing 
the sample in a furnace of known temperature and removing the sample when it reached 
the desired maximum temperature. To verify that conduction was not taking place in the 
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cap, it was progressively etched and no increase in sheet resistivity was seen. A similar 
transient alloying technique was used by Zwicknagl et al. (1984) to alloy a 
Ni/Ge/Au/Ag/Au to a AlInAs/InGaAs/InP HEMT structure with quoted contact 
resistance (Re) of less than 0.1 f2mm. The doping of the cap layer was not given so the 
true value of contact resistance (R, ) to the channel may have been different. Hong et al. 
(1986) used a two step Rapid Thermal Anneal (RTA) of Ni/Ge/Au/Ni/Ti/Au to both 
AlInAs/InGaAs/InP and conventional HEMT structures using doped InGaAs and GaAs 
caps respectively. The AlInAs/InGaAs/InP HEMT gave a contact resistance (Re) of 0.18 
92mm (alloyed at 440 °C) and the conventional HEMT gave a contact resistance (Re) of 0.12 
f2mm (alloyed at 500 °C). The use of titanium was reported to improve the surface 
morphology which allows a reduction in source to gate spacing and improved gate 
registration. Etching of the cap layers after metallisation did not increase these values. 
The use of RTA has become widespread, probably due to the ease with which the 
temperature and time can be controlled, so allowing rapid optimisation of each new 
process. 
2.7.3 The effect of crystal lattice orientation on contact resistance 
The effect of orientation on the contact resistance (Re) was studied by Kamada et al. (1986) 
using MOCVD grown conventional HEMT layers. A 450 °C transient anneal of a 
AuGe/Ni metallisation in a H2/N2 atmosphere was used. An R, of 0.15 Kimm was 
obtained when the current flowed in the [0111 direction which increased to 0.65 f2mm 
when the current flowed at 90° to this direction. The reason for this orientation effect was 
not understood but preferential lateral edge penetration, piezoelectric effects and 
anisotropically shaped metal grains where offered as possible explanations. This 
orientation effect on the contact resistance (Re) has not been reported elsewhere. 
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However lateral contact penetration has been seen (Ezis et al. 1987 and Langer et al. 1987) 
to occur on both conventional HEMT and MESFET structures. It was thought that stress 
generated between the metallisation and the semiconductor surface during alloying 
caused enhanced diffusion of gold, germanium and nickel. The lateral penetration 
decreases the nominal source to gate separation and limits minimum feature size. In a 
later publication by Kamada et al. (1987) they found that the use of nickel for contacts to 
AlInAs/InGaAs/InP HEMTs caused deep penetrations of gold right through the layer 
structure and into the AlInAs buffer. A AuGe/Au contact was found to eliminate this 
problem giving a good surface morphology and a contact resistance (R, ) of 0.1 f2mm. The 
use of a highly doped InGaAs cap was used to produce non alloyed aluminium ohmic 
contacts for HEMTs with GaAs channels (Kuroda et al 1987). This alleviated problems 
of orientation effects, deep spikes and lateral protrusion of metal, allowing a smaller 
source to gate spacing. 
2.7.4 Metallurgical studies of ohmic contacts 
Extensive study of the metallurgy of alloyed ohmic contacts to MESFETs has been carried 
out by Ilidis and Singer (1983), Mozzes et al. (1983) and Gupta and Khokle (1985), yet 
accurate modelling of the complex reactions has not been achieved. The HEMT has 
increased this complexity (with respect to the MESFET) with the addition of aluminium 
and indium. This has not deterred a number of authors from trying to understand the 
nature of the contacts using physical analysis techniques such as transmission electron 
microscopy (TEM), (for example Higman et al. 1986, and Goronkin et al. 1989), scanning 
electron microscopy (SEM), (for example Hong et al. 1986, and Goronkin et al. 1989), X- 
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ray analysis (Langer et at. 1987 and Goronkin et at. 1989), Auger analysis (Christou and 
Papanicolaou 1986 and Capani et al. 1986) and secondary ion mass spectroscopy (SIMS), 
(Christou et at. 1986 and Higman et at. 1986). This subject is too large to discuss here 
apart from saying that the metallurgy of ohmic contacts to HEMTs is by no means 
understood. 
2.8 Schottky contacts to AlInAs 
Ti/Pt/Au (deposited sequentially and not alloyed) is normally used for the gate metal 
for GaAs MESFETs. The titanium gives a Schottky barrier and the gold reduces the 
resistance of the gate along its width The platinum layer is required to stop the gold 
diffusing through the titanium and into the GaAs and also to prevent Ga dissolving in 
the gold. This metallisation is suitable for conventional and pseudomorphic HEMTs 
where the gates are deposited on GaAs or AlGaAs, but it is not clear if it is the best 
metallisation for the AlInAs/InGaAs/InP HEMT where the gates are deposited on 
AlInAs. 
The material used in this work was grown by Metal Organic Chemical Vapour Deposition 
(MOCVD) which produces nominally undoped AlInAs with a background n-type doping 
concentration of about 5x1016 cm 3 (as commonly seen in the literature). Very little work 
has been reported on Schottky contacts to MOCVD grown AlInAs. Kamada et al. (1986) 
published what appears to be the first reported results on n-doped AllnAs grown by 
MOCVD using an aluminium gate. They obtained a barrier height (ob) of 0.63 eV from 
capacitance-voltage (C-V) measurements and a 0b of 0.55 eV from I-V measurements. 
W/WSi Schottky diodes have also been fabricated by the same group (Kamada et al. 
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1988) for a self-aligned AlInAs/InGaAs/InP HEMT grown by MOCVD, however no 
diode characteristic results were presented. More recently, Hodson et al. (1988), from 
Plessey Research Caswell Ltd, did a more extensive investigation looking at gold, 
aluminium, titanium and platinum contacts to MOCVD grown AlinAs. The effects of 
final etchant prior to metal deposition and material growth temperature were also 
investigated. The largest barrier height of 0.69 +/- 0.03 eV was obtained on an AlInAs 
layer grown at 710 °C using a H3P04: H202: H20 final etch and a platinum contact. The 
variation of Ob, ideality factor (n) and leakage current with AlxIn, _xAs composition 
(0.42 
<x<0.54) was also investigated. 4b increased with increasing aluminium content but 
the more important leakage current showed a minimum value when AlInAs was lattice 
matched (x = 0.484) to the underlying InP. The diodes were measured by forward I-V, 
reverse I-V, C-V and current-temperature (I-T) techniques and gave self consistent results. 
Investigations of Schottky diode contacts on AlInAs grown by Molecular Beam Epitaxy 
(MBE) have been carried out using gold (Hsieh et al. 1985 and Lin et al. 1986) and 
aluminium (Ohno et al. 1981) contacts. Ohno et al. obtained a 0b of 0.8 eV using an in- 
situ grown aluminium layer. Hsieh et al. (1985) then reported a ¢b of 0.53 eV from a 
thermally evaporated gold contact. Chu et al. (1986) also fabricated gold Schottky 
contacts and achieved a ¢b = 0.81 eV in good agreement with Ohno et al. (1981). Chu et 
al. (1988) commented that this value was due to clusters of AlAs and for a homogeneous 
InAlAs layer the barrier height was 0.62 eV. Kuang et al. (1988), have used 
titanium/lead/gold but only achieved a 4b of 0.53 eV. 
2.9 AlInAs/InGaAs/InP device results 
Nearly all the published AllnAs/InGaAs/InP device results have used MBE grown 
material. Chen et al. (1982) reported the first result. They used a concentric layer 
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structure requiring no mesa, with a gate length (I8) of 5.2 pm. The maximum 
transconductance was 31 mS/mm which was limited by a large contact resistance (6.4 
92mm) due to a lack of a InGaAs cap layer. No radio frequency (RF) results were 
obtained. Peng et al. (1987) were the first to publish RF results. They achieved an f7 of 
26.5 GHz using a1 pm gate length device. Hikosaka et al. (1988) found a figure of merit 
for the AlInAs/InGaAs/InP HEMT from a range of gate lengths to be fr (GHz) x l8 (pm) 
= 25.8 GHz pm. They used aluminium gates deposited on a silicon doped (1x1018 cm 3) 
AlInAs layer. The shortest length was 0.51 pm and gave an fT of 47.8 GHz. The first 
reported noise performance measurements came from Mishra et al. (1988) on a 0.1 pm 
long gate device giving an fT of 165 GHz and a minimum noise figure (fm;,, ) of 1.4 dB at 
63 GHz with an associated gain of 8.5 dB. The transconductance for this device was 1080 
mS/mm. Much of the work that has been reported about Schottky contacts to AlInAs 
has been directed at the reduction of gate leakage current. The gate leakage current was 
reduced by Fathimulla et al. (1988) by using an air-bridged gate stripe over the mesa edge 
to prevent the gate touching the low bandgap InGaAs layer. They reported an fr of 50 
GHz and a maximum frequency with power gain (Lax) greater than 100 GHz for a device 
with a gate length of 0.7 pm. They also reported on a kink in the I-V characteristics. 
Brown et al. (1989) found that the kink effect could be eliminated by growing the buffer 
layer (the AlInAs layer between the channel and the substrate) at a low temperature. 
They also reduced the gate leakage current by using a planar device. Instead of the 
normal mesa isolation they used a boron/oxygen isolation implant. However the fT was 
reduced from 130 GHz for the mesa isolated device to 80 GHz for the device isolated by 
implantation. The reduction in fT was attributed to a reduction in the channel charge and 
over recessing of the gate. The gate metallisation was Ti/Pt/Au which gave a rather low 
Ob of 0.5 eV. The first results to be published for a MOCVD grown device were by 
Kamada et al. (1986). The same group (Kamada 1988) produced self-aligned 
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AlInAs/InGaAs/InP HEMTs using a W/WSi gate, which gave a device with a uniform 
and near zero threshold voltage when the AlInAs was left undoped, ideal for digital 
circuits. Ion implantation was used to produce the n` regions for the source and drain 
contacts. No RF results were given. Chao et al. (1990) have produced 
AlInAs/InGaAs/InP HEMT devices with gate lengths of 0.15 pm which achieved an fT 
= 186 GHz, an fmax = 405 GHz, and a noise figure of 0.3 dB at 18 GHz. 
2.10 Summary 
This chapter has demonstrated the ability of the HEMT to offer superior high frequency 
performance over the GaAs MESFET due to the higher electron velocity resulting from 
the AlGaAs/GaAs heterojunction providing electron confinement in undoped GaAs. The 
electron velocity and confinement can be improved further by using an InoZGao. 8As 
channel (pseudomorphic HEMT) and yet further by using a Ino. S3Ga047As channel and 
A1o4481n0SZAs supply layer (AllnAs/InGaAs/InP HEMT). A review of the literature shows 
that excellent high frequency results have been obtained with the AlInAs/InGaAs/InP 
device but that high gate leakage current remains a problem. The fundamental equations 
of device operation indicate that the reduction of ohmic contact resistance and gate 
leakage current, should improve the maximum frequency of operation, the maximum 
gain, maximum power, transconductance, minimum noise figure and ability of the 
transistor to pinch off. A review of the published ohmic and Schottky contact results, 
methods of assessing them and the relevant theory required to do this has been 
presented. 
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Fig. 2.1 Structure of a typical GaAs MESELT. 
Fig. 2.2 Smal! signal equivalent circuit for a FET operating in the common smrce configuration. The 
parameters are explained in section 2.2.1 and in Fig. 2.3. 
Fig. 2.3 Physical location of parameters from equivalent circuit of Fig. 2.2. The lurauIcters are explained 
in section 2.2.1. 
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Fig. 2.4 Transconductance (g,, ) plotted against source-drain current (1,,, ) as a E'ercenta e of /Q6 (/" = ldý 
@ V, =0 volts) for a GaAs MESFET. Note: the transconductance decrease-, as l,, decreases (Plessey 
Research Caswell Ltd. ). 
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Fig. 2.5 Equivalent circuit for noise analysis of a GaAs MESFET (Fuk-ui 1979). The parameters are 
explained in 2.2.2. 
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Fig. 2.8 Structure of a typical conventional HEMT. Note the AlGaAs 
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Fig. 2.9 Transconductance (g-) plotted against source-drain current (L as a percentage of l,. for a 
HEMT. Note that the transconductance has a peak at -5O% of I,,. 
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Fig. 2.15 Representation of a metal-semiconductor Schottky barrier under reverse bias, showing the 
thermionic-field and field emission currents. EF is the Fermi level, 0, is the Scluottky barrier height, V, is 
the applied reverse bias and E, is the conduction band edge. 
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Fig. 2.16 Band diagram of a Schottky barrier With interfacial layer (Khoderick and Williams). 0h is tt; e 
barrier height, ý, is the barrier height at zero bias, V, is the potential drop across the interfacial layer, V, 
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Chanter Three 
Experimental Techniques 
3.0 Introduction 
The experimental techniques that were used to obtain the results in this thesis can be 
divided into three sections: 
1. Device fabrication. 
2. Electrical characterisation. 
3. Techniques that were not performed by the author, for example Metal 
Organic Chemical Vapour Deposition. 
3.1 Device fabrication 
As a basis for this work the process used for FET fabrication by the GaAs Research and 
Development department at Plessey Research Caswell Ltd was taken. New fabrication 
capabilities were developed which have been used extensively for the experiments 
reported here. 
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The successful fabrication of reproducible devices and the ability to develop new 
processes for device fabrication was based on the batch card system and equipment run 
sheets. This system involves the careful documentation of all events that happen to a 
sample so that its history can be monitored easily. Batch cards consist of sheets of paper 
that provide the basic information for a particular process, for example type of 
photoresist, spin speed and bake temperature. They also give the order in which each 
process is to be performed. The use of batch cards encourages the documentation 
procedure as most of the information has already been documented by the choice of batch 
card. The batch card also provides prompts for additional information that may or may 
not be individual to the particular sample, for example date, equipment used, ultra violet 
(UV) exposure time, gate etch time and evaporated metal type. Further, it provides space 
for the documentation of specific results and for any variations that may occur. 
The batch cards are used in conjunction with the equipment run sheets which are similar 
to the batch cards but are specific to the piece of equipment being used. They also 
encourage the complete documentation of the particular process and provide a 
maintenance record for the equipment. Each piece of equipment also has a detailed 
operator instruction sheet to reduce operator error. 
Fig. 3.0 gives a schematic representation of the overall FET fabrication process. The 
subject has been extensively covered in the literature and in particular by Williams (1990). 
The details of the processes specific to this work are given below. 
3.1.1 Thickness measurement 
A semi-automatic wafer measurement system was used (Hoverprobe). A mechanical arm 
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was lifted off from its rest position on a table. The wafer was put onto the table and the 
arm carefully lowered onto the sample. The measurement system automatically 
calculated the displacement of the arm due to the wafer and gave a reading of the wafer 
thickness. The sample was measured in a number of places (five for a whole two inch 
wafer) and also once with the sample upside down to give an indication of any bow in 
the wafer. 
3.1.2 Contact alloying procedure 
The contacts were alloyed using the technique known as Rapid Thermal Processing (RTP). 
RTP describes the technique of rapidly increasing the temperature of the sample to the 
required temperature and then cooling again after the required time. The work in this 
thesis used a commercially available piece of equipment, a Heatpulse 210T made by AG 
Associates. It consisted of a rectangular cross section quartz tube which contained a 
quartz tray situated between two rows of halogen lamps which supplied infra red 
radiation. The sample was placed on the tray and a three inch diameter GaAs wafer 
placed on top. If the sample was not a whole two inch wafer then scrap InP or GaAs 
was used to make up the same amount of material as a two inch wafer. The box was 
purged with argon gas for the specified time. The required temperature/ time profile was 
entered into the controlling computer which then ran the alloying cycle. Fig. 3.1 shows 
a typical temperature - time cycle. A number of practice runs were normally required 
to get the desired cycle. A pre-alloy of ten seconds at 330 °C was used so that the 
starting temperature for each alloy was constant and not dependant on how long the 
equipment had to cool from the previous cycle. When the halogen lamps were switched 
off the sample was allowed to cool before being removed from the box. 
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3.1.3 Oxygen plasma 
Oxygen plasmas were used to remove organic contamination, particularly photoresist 
residues. A parallel plate plasma etcher made by Plasmatech of Bristol UK was used to 
provide a plasma using oxygen gas. The samples were placed on quartz plates inside a 
chamber which was then evacuated. Oxygen was then bled into the chamber and a 
plasma generated using 13.65 MHz supply, operating at either 200 Watt or 20 Watt. After 
the required time the power was switched off, the gases were pumped away and the 
chamber vented. 
3.1.4 Gate etch procedure 
The initial saturated current between the source and drain pads of the FETs was noted 
on the batch card. The gate photolithography was then produced and the relevant 
deoxidation and gate etch solutions were made up and allowed to reach a temperature 
of 20 °C. The surface oxide was removed before the sample was etched for the specified 
time. After a thorough rinse in ultra-pure deionized water the sample was dried and the 
reduced source - drain saturated currents remeasured by pushing the probe needles 
through the photoresist until they made contact with the ohmic metal. The etch rate was 
calculated and used as a guide for further etches. The surface oxide was removed before 
each stage. The mask set provided a number of different devices that could be monitored 
between etch stages. Some of the devices had a "window" in the photoresist over the 
ohmic pads, to make probing to the pads easier. However these devices etched at a faster 
rate than the devices without "windows", so they could only be used for monitoring the 
current at the early stages of etching. Also, probing the devices without windows 
exposed the underlying ohmic pads so causing those devices to etch faster than the 
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devices that had not been probed. Once the correct current had been obtained, the 
evaporator was made ready and a final surface oxide etch performed before the samples 
were loaded into the chamber. 
3.1.5 Gold plating 
Once the sample had been prepared it was mounted on a polytetrafluoroethane (PTFE) 
holder and an electrical contact made to the 'seed' layer (see the procedure for third layer 
metallisation) using silver dag. Electrical continuity to the sample was checked before 
the holder was placed in a gold/cyanide solution along with another electrode. A 
constant current source controlled by a timer was then used to deposit gold onto the seed 
layer. The sample was agitated when it was first put into the solution to remove bubbles 
from its surface. 
3.1.6 Reactive ion etch (RIE) 
A RFA reactive ion etcher was used to etch titanium and gold using carbon tetrafluoride 
(CF4) and CF4/02 gases respectively. The samples were placed on a quartz plate inside 
the chamber and the chamber pumped to a base pressure of below 5x 10-5 Torr. The 
plasma was generated using a 50 Watt, 13.65 MHz signal. 
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3.2 Electrical characterisation 
3.2.1 Sheet resistance measurements 
A commercially available device, known as an M-Gage (made by Tencor), which was 
initially designed to measure thin metal films, was used to check the initial sheet 
resistance, so giving a guide to the quality of the wafers. It works by applying a RF 
signal across the sample which causes eddy currents to flow. The sample is placed on 
a tray and five measurements are automatically made across the sample. 
3.2.2 Diode current- voltage characterisation 
The sample was placed on a glass slide which had been coated in gold and then placed 
on the chuck of a probe station. Contact to the back face (connected to the semiconductor 
by an ohmic contact) of the diode was made by placing a probe needle on the glass slide 
and contact to the front face (the Schottky contact) was also made using a probe needle 
(Fig. 3.2). Forward biased voltage - current measurements were made using a Hewlett 
Packard (Model 4145B) Parameter Analyzer. The current was plotted on a log scale and 
a straight line fitted to the curve (Fig. 3.3). Using the models described in Chapter 2 the 
barrier height ¢b and the ideality factor n could be calculated. 
Reverse biased current - voltage measurements were made using a similar sample 
probing arrangement. The diode was first measured using a curve tracer to find its 
breakdown voltage. A computer program running on a Hewlett Packard 85B was used 
to control a D. C. power supply (Rhode & Schwarz NGPV). The applied voltage was 
54 
incremented in steps and the diode leakage current was measured using an electrometer 
(Keithley 6194). Fig. 3.4 shows the results from a typical measurement. 
3.2.3 Diode capacitance - voltage characterisation 
The same apparatus set up was used as that for the reverse biased current - voltage 
measurements. However a capacitance meter (Hewlett Packard 4275A Multi frequency 
LCR meter) replaced the electrometer. Again the measurements were controlled using 
the computer. Using the theory given in section 2.6.9 of chapter 2, the diffusion voltage 
at zero bias (Vdo) was found by extrapolating the 1/C2 versus applied voltage curve back 
to the applied voltage axis to give VI (Fig. 3.5) and the doping concentration versus depth 
can also be plotted (Fig. 3.6). 
3.2.4 Ohmic contact characterisation 
The ohmic contact characterisation was based on the Transmission Line Model (TLM) 
technique. This technique was discussed in chapter 2. This section will be concerned 
with the practical implementation of the technique. 
After the contacts had been alloyed into the sample the current-voltage characteristics 
were measured using a curve tracer. If the characteristics showed ohmic behaviour across 
an entire sample the TLM measurements were made, otherwise the sample was alloyed 
until ohmic behaviour was observed. The sample was then placed on a probe station and 
four probes were placed on a TLM pattern. The first pattern to be used was designed to 
be probed using the probe pads off the mesa (Fig. 3.7) while the second TLM pattern was 
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designed to be probed on the mesa (Fig. 3.8). A four point probe resistance meter 
(Hewlett Packard HP3478 multimeter) was then used to supply a 100 pA current between 
diagonally opposite probes and the other two probes were used to sense the voltage 
dropped between the contacts. The current of 100 pA was chosen so that all the 
measurements were made in the linear region of the current - voltage characteristics. The 
resistance between the four sets of adjacent contacts was measured. This measurement 
was repeated on a number of sites (normally five). The distance between the contacts 
was then measured using a scanning electron microscope (SEM) and a (least squares) 
straight line was fitted to the corresponding sets of resistance and spacing (Fig. 3.9). The 
equation of the line is given as: 
R= 
Rh 
+ 
21? 
' 
Ww 
If a good straight line fit was obtained, then the intersection with the resistance axis gave 
twice the contact resistance (R, ) per width W. The value of the contact resistance was 
then converted to 12mm. The gradient of the line gave the sheet resistance of the material 
between the contacts. 
To obtain the contact resistance to the 2DEG and not just to the highly doped cap layer 
the contacts were used as an etch mask and a suitable etchant was used to remove the 
cap. The TLM measurement could then be made as normal but the distance between the 
contacts was not obvious as undercutting of the contacts occurred. The sample was 
cleaved through the TLM pattern so that the true distance between the contacts could be 
measured. This technique was obviously destructive and so was not suitable if the 
sample was required for further processing. 
56 
3.2.5 D. C. FET characterisation 
The completed FETs were first measured using a curve tracer and probe station. This 
gave a quick view of the FETs characteristics. A two to three volt positive bias was 
applied to the drain contact with respect to the source. For the devices that were 
designed for DC measurement only, the source was chosen to be the contact that gave 
the best characteristics. A probe needle was then applied to the gate and the current 
between the source and drain varied by applying different bias voltages with respect to 
the source. 
The devices that showed reasonable pinch off characteristics were measured using a 
semiconductor parameter analyzer (Hewlett Packard 4145). The parameter analyzer was 
programmed to automatically increment the gate and drain applied voltages. The gate 
leakage current could also be monitored and the transconductance (gm) of the device was 
automatically calculated. 
3.3 Techniques not performed by the author 
3.3.1 Molecular Beam Epitaxy (MBE) 
The material used to fabricate the conventional and pseudomorphic HEMTs was grown 
by molecular beam epitaxy (MBE) by Picogiga (France) using a Riber reactor. The 
technique involves the evaporation of gallium, indium, aluminium and arsenic (either as 
As2 or Aso) onto the surface of the wafer. n-type doping was achieved using silicon. The 
growth was performed in a chamber with a base pressure of about 1x 1040 torr at a 
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temperature in the range of 500 - 650 °C. The technique has been well documented in 
the literature (Foxon and Joyce, 1981). 
3.3.2 Metal Organic Chemical Vapour Deposition (MOCVD) 
The epitaxial growth of the AIInAs/InGaAs/InP HEMTs was performed in a horizontal 
MOCVD reactor made by C. V. T. of Milton Keynes U. K., and sited at Plessey Caswell. 
The growth was performed at a pressure of 200 mbar with growth temperatures of 650 
°C for InP and 710 °C for AIInAs and InGaAs. Group III species were provided by the 
trimethyl alkyl reagents of Ga, In and Al, group V from AsH3 and PH3 and the n-type 
sulphur doping by H2S. The substrates used were 2" (100) semi-insulating (Fe-doped) InP 
wafers. To grow the HEMT with the InP buffer, the change in growth temperature was 
achieved during a5 minute pause in growth (with a flow of PH3 maintained). Growth 
rates were in the range 0.35 - 0.7 nm/s. It was possible to load two complete wafers into 
the reactor but normally one whole wafer and two half wafers were used. Further details 
of the growth and properties of these materials can be found in Davies et al. (1988). A 
review of the technique has been given by Ludowise (1985). 
3.3.3 Sputter deposition 
A Nordiko MN2000 was used for the (downward) deposition of titanium and gold onto 
a sample which was clipped to the base plate (to provide electrical continuity) in a 
chamber that had been evacuated to a base pressure of 1x 10, ' torr. An RF bias of 13.65 
MHz was used to produce a plasma using argon gas. Before the titanium and gold layers 
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were deposited the sample was lightly etched to provide a clean surface. 
3.3.4 Hall effect measurements 
Van der Pauw samples were made by sand blasting the sample around a clover leaf 
metal pattern. Indium wire was sliced into discs which were then alloyed into the four 
corners of the sample at around 300 °C. Alloying took place in a reducing gas (5 % 
hydrogen in nitrogen) environment which had been bubbled through concentrated 
hydrochloric acid to serve as a flux. The samples were then mounted on a circuit board 
using sprung wires. 
The measurements were made using a 0.4 Tesla field (supplied by a Newport magnet) 
and controlled using a program run on a Hewlett Packard 85 computer. The 77 K 
measurements were performed by immersing the samples in liquid nitrogen. Four 
resistance measurements and eight Hall constant measurements were made on each 
sample. The theory used for analysing Hall measurements is given in the literature 
(Smith 1979). 
3.3.5 Radio Frequency (RF) measurements 
The RF measurements were made using a Hewlett Packard (model HP8510B) network 
analyzer and by probing (with Cascade probes) directly onto the wafer with coplanar 
probes. S-parameters were measured up to 20 GHz or in some cases up to 40 GHz and 
then used to calculate the current gain (H21) values. The fT was obtained by plotting HZ, 
(in dB) versus (log) frequency and extrapolating the plot to H21 = 1. The maximum 
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frequency of oscillation (Finax), was obtained by plotting the maximum power (associated) 
gain (which is obtained from the S-parameters) versus frequency and extrapolating to 
unity gain. A short review of the measurement technique is given by Morgan and 
Williams (1991). 
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Fig. 3.0 Schematic diagram of a FET fabrication process: a. mesa etch; b. ohmic contact evaporation 
(followed by contact alloy); c. gate lithography and gate recess etch; d. gate evaporation; e. Finished FET 
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Fig. 3.2 Diagram showing the set-up used for measuring the characteristics of large area diodes. 
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Mesa edge 
Fig. 3.7 Transmission line pattern with probe pads off the mesa. 
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Fig. 3.8 Transmission line pattern designed to be probed on the mesa. 
65 
Ohmic contacts 
E 
O 
U) 
U 
fL3 
C 
8 
U) U) 
U 
(t 
"-. 
U) 
Q) 
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spacing between contacts. The intercept with the y axis gives twice the contact resistance (Re). 
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Chapter Four 
Results 
4.0 Introduction 
This chapter presents the results of the experiments done on ohmic contacts. The ohmic 
contact work involved the investigation of the metallisation scheme, alloying procedure 
and surface treatment. The problem of measuring the contact resistance to the 2DEG was 
investigated and the effect of the TLM pattern lay-out and its orientation compared to the 
crystal lattice was also assessed. 
One aim of this work was to fabricate working AlInAs/InGaAs/InP HEMTs. The first 
devices to be made had very large gate leakage currents and no ability by the gate to 
modulate the electrons in the channel. This high gate leakage current is noted in the 
literature as a major problem for this device. This work attempted to find the cause of 
the leakage current and if possible to reduce it. Large area Schottky diodes were 
fabricated to assess the effects of metallisation, surface treatment and edge to area ratio. 
The Schottky leakage current per unit area in the device was larger than the leakage 
current per unit area for the diodes. The reasons for this were investigated. 
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4.1 Ohmic contacts 
The aim of this work was to produce contacts with a small enough contact resistance (le) 
not to degrade the performance of the HEMTs significantly. A target of below 0.2 (mm 
for R, was thought acceptable, (see Chapter 2). The first step in fabricating ohmic 
contacts with the newly installed electron beam evaporator was to reproduce the results 
that were achieved on MESFET layers using the filament evaporator, that is about 0.3 
f2mm. When a similar metallisation scheme was evaporated using the electron beam 
evaporator a contact resistance of 0.30 Qmm was obtained on a MESFET layer without 
the need for any optimisation. 
To achieve the aim of a low contact resistance (Re) on HEMT material a number of 
parameters were investigated. These included the alloying procedure, metallisation 
scheme, and the surface treatment used. The HEMT structure and doping will also have 
an affect on the contact resistance and so must be taken into account when optimising a 
contact process. However it was decided to use MESFET layers for much of the 
optimisation to save on costs. This allowed conditions close to the optimum to be 
reached, before the process was 'fine tuned' using a specific HEMT structure. 
4.1.1 Indium/germanium/gold contacts 
The TLM method (chapters 2 and 3) has been used to obtain all the results. The spread 
in values was obtained from the variance of typically five extrapolated values of contact 
resistance. 
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An experiment was carried out to find the minimum value of contact resistance that 
could be obtained using In/Ge/Au on an ion-implanted MESFET layer. The electron 
beam evaporator was used and the experimental conditions were based around the 
standard Plessey MESFET process. The work involved studying metal thickness, 
evaporation rate, evaporation order, alloy time and the type of liner used for the gold 
evaporation source. Only furnace alloying at 432 °C was used. The results are given in 
Table 4.1. 
Sample Metallisation Evaporation Alloying Au Appearance Appearance 
no. (nm) rate (nm/s) time liner before after R, 
In: Ge: Au (minutes) alloying alloying (f1-mm) 
Ml 6: 6: 388 0.2: 0.2: 1.0 5 graphite lumpy spotty 0.30 
(0.02) 
M2 6: 6: 388 0.1: 0.1: 0.5 5 graphite lumpy spotty 0.25 
(0.02) 
M3 6: 6: 388 0.2: 0.2.1.0 5 molybdenum smooth spotty 0.27 
(0.01) 
M4 6: 6: 388 0.2: 0.2: 1.0 5 molybdenum smooth fine spotty 0.28 
Ge grains (0.04) 
evaporated 
before In 
M5 3: 9: 388 0.2.0.2: 1.0 5 molybdenum smooth very spotty 0.32 
(0.01) 
M6 9: 3: 388 0.2: 0.21.0 5 molybdenum smooth fine spotty 0.36 
grains (0.02) 
M7 6: 6: 238 0.2: 0.2: 1.0 5 molybdenum smooth rough edges 0.38 
(0.03) 
M8 6: 6: 388 0.2: 0.21.0 3 molybdenum smooth slightly 0.22 
spotty (0.01) 
M9 6: 6: 388 0.2: 0.2: 1.0 7 molybdenum smooth very smooth 0.34 
(0.03) 
M10 53: 6.5: 388 0.1: 0.1: 1.0 3 molybdenum smooth very 0.23 
smooth, Au (0.02) 
like islands 
Table 4.1: Contact resistance (Rd as a function of process conditions for ohmic contacts using 
InGeAu on MESFET material. 
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The filament evaporator used an In/Ge eutectic which had to be completely evaporated 
to ensure the correct amount of indium and germanium were deposited. The electron 
beam evaporator was set up to use separate indium and germanium sources, deposited 
as two separate layers. 
The initial sample M1 gave a contact resistance of 0.30 f2mm. The raw data for one of the 
TLM measurements is plotted in Fig. 4.1. This value of 0.30 fl mm was the minimum 
value normally accepted for the process. However, the sample had lumps on the surface 
of the contact which were thought to be due to spitting from one or more of the metal 
sources during evaporation. This lumpy surface was not acceptable as it may have 
caused problems in the processing at later stages such as difficulty with the gate 
lithography. During the evaporation, metal was sometimes observed to spit from one or 
more of the sources and it was thought that the lumps may have been due to this 
spitting. The evaporation rates of all the layers were reduced to try and reduce the 
spitting (sample M2) but did not solve the problem although the contact resistance did 
reduce to 0.25 S2mm. 
Careful observation of the sources showed that they seemed to be spitting. It was 
suspected that bits of graphite were being shed from the liner wall into the gold melt, 
causing spitting from the source, hence the lumpy appearance, even though graphite was 
recommended by the manufacturer. The crucible liner for the gold (as this was the 
thickest layer and so had the most time for spitting) was changed to molybdenum 
(another common'liner material) to see what effect it would have. This solved the 
problem and the contacts were now smooth. The contact resistance had increased to 0.27 
f2mm but this was within the spread of values expected. 
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When the indium and germanium were evaporated in the filament evaporator, they were 
deposited at the same time. This could not be done with the electron-beam evaporator 
although a similar effect might be achieved by evaporating very thin films of indium and 
germanium alternately. To see if the evaporation order of the indium and germanium 
would affect the contact resistance, sample M4 had the germanium evaporated before the 
indium, but no significant difference was seen. 
Samples M5 and M6 were used to find the optimum ratio of indium to germanium, while 
M7 looked at the effect of using a thinner gold layer. All these three samples gave a 
higher R, than M3 but the offset in its magnitude, suggested that 5.5 nm of indium and 
6.5 nm of germanium may give a lower value. 
The effect of alloy time was then assessed using samples M8 (3 mins) and M9 (7 mins) 
and gave a contact resistance of 0.22 Qmm and 0.34 f1mm respectively. The optimum 
alloy time therefore seemed to be 3 minutes. 
Sample M10 was used to see if 5.5 nm of indium and 6.5 nm of germanium would 
produce a further reduction, but a value of 0.23 S2mm was obtained. 
The different structure and material composition of MESFET and HEMT layers meant that 
an optimised contact for a MESFET layer would probably not have given an optimum 
contact on a HEMT layer. Therefore a full optimisation was not completed on the 
MESFET structure. 
The procedure used for sample M8 was applied to a conventional HEMT layer (Fig. 4.2) 
and a contact resistance of 0.82 - 0.86 S2mm was obtained, which is much higher than 
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measured for MESFET material. 
4.1.2 Nickel, germanium and gold based contacts 
4.1.2.1 Introduction 
Indium is not usually used in the fabrication of ohmic contacts to HEMT structures. 
Nickel is more common and so it was decided to investigate the use of nickel in the 
contacts. 
4.1.2.2 Initial results 
A conventional HEMT sample, C1, had 20 nm nickel, 20 nm germanium, and 300 nm of 
gold deposited on it (Goronkin 1989). Half of the sample (C2) was then alloyed for 5 
seconds at 400 °C, 420 °C, 440 °C and 460 °C with the contact resistance being extracted 
at each temperature (Fig. 4.3). The contacts were not ohmic at 400 °C but were for all the 
higher temperatures. The other half of the sample (C3) was sequentially alloyed at 430 
°C for increasing times and the contact resistance was measured at each stage, (Fig. 4.4). 
The minimum value of contact resistance was 0.53 S2mm obtained after a2 and 6 second 
alloy. 
It was then decided to investigate a metallisation scheme that was being used in 
fabricating conventional HEMTs at another Plessey site. Nickel, germanium, and gold 
were still used but the order of evaporation was changed to Ge/Au/Ni/Au. Layers of 
10 nm germanium, 40 nm gold, 10 nm nickel, and 140 nm of gold were deposited on a 
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conventional HEMT sample (Cl). It was then split into a number of pieces and CiA was 
sequentially alloyed, for 5 seconds, at nominal temperatures of 400 °C, 420 °C and 440 °C, 
each with a temperature overshoot of about 5 °C. R, increased as the temperature was 
increased and so the optimum temperature may have been less than 400 °C. CIB was 
alloyed at 360 °C and then 380 °C but the contacts were non-ohmic in both cases. It was 
then alloyed at 390 °C, but overshot to 397 °C and gave a contact resistance of 7.5 Omm. 
The optimum temperature was therefore 400 °C (with a5 °C overshoot) corresponding 
to a value of 0.36 f2mm. 
Ohmic contacts to AlInAs/InGaAs/InP HEMT structures based on AuGeNi have been 
reported in the literature (for example Capani et al. 1984) with reasonable results. The 
Ge/Au/Ni/Au metallisation was therefore applied to a AlInAs/InGaAs/InP HEMT 
structure, Ll (Fig. 4.5). The contacts were approximately ohmic without using an alloy. 
However they did not become uniformly ohmic until an alloy temperature of 440 °C was 
used, when a contact resistance of 0.44 S2mm was obtained. This increased to 0.53 Omm 
when the temperature was increased to 460 °C. 
In practice, it was not always possible to alloy the contacts immediately after they had 
been evaporated. To try to assess the effect of lapsed time on the contact resistance, C1C 
was left for two weeks before being alloyed at 400 °C. A non-ohmic behaviour was 
observed, suggesting that a change had occurred to the sample. CID was alloyed in the 
conventional furnace for a comparison, and gave a value of 0.57 f2mm again using the set 
temperature of 432 °C. These contact resistance values were not low enough to achieve 
the required HEMT performance. 
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4.1.2.3 Surface treatment 
The potential affect of surface treatment, prior to metallisation, on the value of contact 
resistance obtained has been discussed in Chapter 3. The affect of surface treatment was 
assessed for a metallisation scheme (Ge/Au/Ni/Au) of interest for this work. Sample 
M11 (an ion implanted MESFET structure) was processed as one piece up to the point of 
surface treatment. 
The samples were alloyed for increasing temperature steps until they turned ohmic when 
a TLM measurement was performed. This method of minimising the number of TLM 
measurements made is discussed in chapter five. Table 4.2 shows the various treatments 
that were used before metallisation together with the values of contact resistance 
obtained. 
In order to keep the time between the end of treatment and loading into the evaporator 
constant, the samples were produced in two separate evaporations. 
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Sample Deoxidation treatment R, Standard deviation 
Omm S2mm 
M11A 20 seconds NH3: H20 1: 20 + H2O rinse 0.28 0.03 
M11B 2 mins NH3: H20 1: 20 + H2O rinse non 
I ohmic 
M11C 2 mins buffered HF: H20 15: 1 + H2O 0.30 0.02 
rinse 
M11D 2 mins HC1: H20 1: 5 + H2O rinse non 
ohmic 
M11E 2 mins conc HF + H2O rinse 0.31 0.02 
M11F 1 min, 20 W 02 ash +2 mins conc HF 0.27 0.03 
+ H2O rinse 
Table 4.2: Effect of surface treatment prior to metallisation on contact resistance (Re), using a 
MESFET structure. 
M11B and M11D did not turn ohmic by 440 °C and so no TLM measurements were made. 
The results showing the values of contact resistance at each alloy temperature are plotted 
in Fig 4.6. M11F gave the lowest value of 0.27 S2mm using a 460 °C alloy, but all the 
treatments gave similar values. The experiment was repeated with similar material, M12 
and the results are given in Table 4.3. 
When a number of wafers are processed together, the time delay between the surface 
treatment and loading the wafer into the evaporator will vary. The length of time 
between the surface treatment and loading into the evaporator was therefore varied to 
assess the effect on contact resistance. Again the deoxidation treatment did not seem to 
have a significant effect although the general trend does agree with M11. 
Surface treatment was also investigated on a conventional HEMT structure using a 
metallisation scheme discussed in section 4.1.2.6. When an oxygen plasma/HF dip was 
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used instead of a NH3: H20 deoxidation, the contact resistance increased from 0.23 f2mm 
to 0.27 S2mm (table 4.4). 
Conventional HEMT samples with the current flowing at 90° to the usual direction were 
investigated and the results are given in section 4.1.2.5. When the surface treatment was 
changed from NH3: OH to oxygen plasma/HF dip the contact resistance increased from 
0.22 S2mm to 0.34 S2mm. 
Sample Deoxidation treatment k 
((2mm) 
Standard deviation 
((mm) 
M12A 20 second NH3: 20 1: 20 0.29 0.02 
M12B 2 min conc HF 0.32 0.02 
M12C 2 min buffered HF 0.30 0.02 
M12D 1 min, 20 W02ash+2 
min conc HF 
0.27 0.03 
M12E 2 min conc HF + 12 min 
wait 
0.30 0.05 
M12F 2 min conc HF +4 min 
wait 
0.33 0.02 
Table 4.3: Effect of surface treatment prior to metallisation on contact resistance (Re) using 
MESFET material. An alloy temperature of 460 °C was used for all the samples. 
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Sample Deoxidation treatment Alloy temperature 
(°C) 
I, 
(S2mm) 
C4A NH3: OH 420 0.23 
C4A NH3: OH 440 >0.23 
C4B 02 ash + HF 420 0.27 
C4B 02 ash + HF 440 >0.27 
Table 4.4: Effect of surface treatment prior to metallisation on contact resistance (R, ) using a 20 
nm layer of germanium on a conventional HEMT structure. 
4.13.4 Pre-heat temperature and pre-alloy purge time 
Before the contacts were alloyed at the required temperature, the RTA chamber (and 
sample) was pre-heated to a constant temperature of 330 °C to avoid initial temperature 
variations in the chamber causing the alloy temperature to overshoot its required value. 
The temperature-time profile was plotted during each run so it was possible to see if 
there was any significant change from run to run. To check that the pre-heat temperature 
was not affecting the final value of contact resistance, the temperature was changed from 
330 °C to 350 °C. The effect of pre-heat temperature was investigated on MESFET 
material using samples M13A and M13B (Table 4.5). Both samples gave a minimum 
contact resistance of 0.29 f2mm. 
The RTA chamber was purged with dry argon to remove any moisture or oxygen before 
the heat treatment began. The value of contact resistance obtained using a ten minute 
purge time (Table 4.5) was the same value as that obtained when the standard 330 °C pre- 
alloy was used, as for M11 and M12. 
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Sample Argon purge time Preheat Alloy temperature R, 
(mins) temperature (°C) (S2mm) 
(°C) 
M13A 10 330 460 0.29 
M13B 10 350 460 0.29 
Table 4.5: Effect of pre-heat temperature and pre-alloy purge time on contact resistance (Re) using 
MESFET material. 
4.1.2.5 Crystal lattice orientation effect 
The effect of crystal orientation with respect to the current flow on contact resistance was 
investigated using MESFET material (sample M14). The mesa etch was done at 900 to the 
normal orientation used so the current flow in the TLM pattern was also at 90° to the 
normal direction. A value of 0.26 Qmm was obtained using the same treatment, 
metallisation and alloying cycle as those used for samples M11A (1. = 0.28 S2mm) and 
M12A (R = 0.29 S2mm). Although R, was slightly lower for the 90° sample it was not 
thought to be significant. 
The effect of orientation was also investigated using a conventional HEMT structure. The 
metallisation and surface treatment were the same as those used for sample C4A (see 
section 4.1.2.6) where a value of 0.23 S2mm was obtained. With the current flowing at 90° 
to the usual direction a value of 0.22 Qmm was obtained. The orientation did not seem 
to have had an effect on the results. 
4.1.2.6 Investigation to find the optimum ratio of layer thicknesses. 
The ratio of germanium, gold and nickel used so far was not necessarily the optimum 
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value. It was therefore decided to vary the germanium thickness and later to vary the 
thickness of the top gold layer. 
The effect of germanium thickness was investigated on sample M15 (using a MESFET 
structure) and the results are plotted in Fig. 4.7. A minimum value of 0.20 flmm was 
obtained using a 20 nm layer of germanium, and alloyed at 420 °C and a 22.5 nm layer 
alloyed at 440 °C. Due to a shortage of material the samples with germanium layers of 
21.2 nm, 22.5 nm and 25 nm used the 90° orientated MESFET material and so care should 
be taken when considering these results. It was seen that the alloy temperature required 
to achieve the minimum contact resistance decreased from 460 °C to 420 °C as the 
germanium thickness was increased from 10 nm to 20 nm. As the thickness of the 
germanium layer was increased further the optimum alloy temperature increased until, 
at a germanium thickness of 25 nm, the optimum alloy temperature was once again 460 
°C. 
The 20 nm layer of germanium was then applied to a conventional HEMT structure 
producing a, value of 0.23 f2mm, when a NH3: H20 deoxidation was used (C4A). This 
compared with a value of 0.36 f2mm obtained on sample C1A using a 10 nm germanium 
layer. 
The effect of increasing the top gold layer thickness from 140 nm to 240 nm was 
investigated using the 90° orientated conventional HEMT material and the results are 
given in Table 4.6. Increasing the thickness of the gold layer reduced the minimum 
contact resistance from 0.22 f2mm (obtained with a 420 °C alloy) to 0.17 f2mm (obtained 
using a 440 °C alloy). 
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This metallisation was subsequently used on the lattice matched structure to give a value 
of 0.18 f2mm, following an alloy at 480 °C. 
Sample Top gold thickness 
(nm) 
Deoxidation Alloy temperature 
(°C) 
Rr 
(t2mm) 
C5A 140 NH3: OH 420 0.22 
C5A 140 NH3: OH 440 0.25 
C5B 140 ash + HF 420 . 34 
C5C 240 NH3: OH 420 . 41 
C5C 240 NH3: OH 440 . 17 
C5C 240 NH3: OH 460 . 26 
Table 4.6: Effect of orientation, surface treatment and gold thickness on contact resistance (Rd 
using a conventional HEMT structure. All samples at 90° orientation to samples C4A and W. 
4.1.2.7 Contacting the 2DEG 
To try to find the actual contact resistance to the 2DEG, the highly doped cap was etched 
off the conventional HEMT samples C2 (which had the same structure and metallisation 
as Cl but with a 440 °C, 5 second alloy) and ClA (part of Cl which was sequentially 
alloyed with a final temperature of 440 °C). A dilute solution of NH3: H202: H20 was used 
to etch the cap, using the ohmic contacts as masks. Fig. 4.8 shows the saturated current 
for C2 measured at each stage of the etching. The saturated current is the maximum 
current that can flow between the source and drain of a FET structure. The value of the 
saturated current depends on the number and mobility of the carriers present. The 
method of measuring the saturated current is described in Chapter 3. The contact 
resistance for sample C2 increased from 0.61 f1mm to 2.62 f1mm, and for CIA increased 
from 0.42 S2mm to 2.11 12mm. Investigation by scanning electron microscope (SEM) 
showed that undercutting of the contact pads had occurred as might be expected when 
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using a wet etch. 
The effect of removing the cap using the contacts as masks was also investigated using 
the conventional HEMT samples C6A and C6B. The measured current at each stage of 
etching is given in Table 4.7. The TLM measurements are plotted in Figs. 4.9 and 4.10. 
As can be seen, most of the data either did not give good straight line fits, or gave 
negative values of contact resistance. Similar results were obtained on 
AIIAs/InGaAs/InP samples. 
At this stage a new mask set became available which had two slightly different TLM 
structures (Fig. 4.11). In the first structure (called adjusted), a gate like recess was etched 
between the ohmic contacts. The recess length increased from one end of the TLM 
structure to the other (similar to a normal TLM structure). The second structure (called 
gated), had the normal FET gate metal deposited in the etched recess. These two 
structures were designed to measure the source resistance (R, ) of a FET structure. 
However it was found that the wider the opening in the photoresist window (that is the 
longer the gate length), the faster the semiconductor was etched. Etching was used to 
give the correct amount of charge in the channel for the short gate length devices. This 
meant that the longer gate features of the adjusted and gated TLM structures were over 
etched and had little or no charge left in the channel so making them highly resistive and 
not allowing any measurements to be made. 
81 
Sample Etch time 
(seconds) 
Saturated current 
(mA) 150 pm wide 
Standard deviation 
(mA) 
C6A 12 24.8 6.6 
C6A 12+2 1.9 0.4 
C6B 13 23.1 7.5 
Table 4.7: Etch record of cap removal using the ohmic contacts as masks on a conventional 
HEMT structure. 
4.1.2.8 The TLM pattern design and its effect on contact resistance measured. 
The new mask set also had a different TLM lay-out (Figs. 3.7 and 3.8). The new lay-out 
had a shorter distance between the probes and the edge of the contacts and so had less 
parasitic series resistance. The effect of this was to reduce the measured value of contact 
resistance from 0.17 f1mm to 0.07 f2mm for a conventional HEMT, and from 0.18 f2mm 
to 0.11 f2mm for a lattice matched HEMT. Pseudomorphic HEMT structures (Fig. 4.12) 
were also used and a contact resistance of 0.10 S2mm was obtained after alloying at 450 
°C. A difference in the measured value was noticed when the probe needles on one of 
the pads was switched around (4.13). It was thought this might have been due to current 
crowding. 
4.2 Schottky contacts and devices 
4.2.1 Introduction 
The first AlInAs/InGaAs/InP devices were fabricated using Ti/Pt/Au gates and were 
found to have very large gate leakage currents. Large area diodes were therefore made 
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to investigate the Schottky contact characteristics. The literature search (Chapter 2) 
showed that platinum acts as a good Schottky barrier to AlInAs and so Ti/Pt/Au and 
Pt/Au metallisations were compared. Current - voltage and capacitance - voltage 
measurements were made to study the effects of surface treatment on barrier height, 
ideality factor and reverse bias leakage current. The Pt/Au metallisation was applied to 
the AlInAs/InGaAs/InP HEMT and the diode and FET characteristics investigated. A 
suitable gate etching process was developed which involved alterations to the HEMT 
structure. Experiments to determine the gate leakage current due to the gate contacting 
the InGaAs channel were also made. The high frequency performance of these devices 
was also measured. 
4.2.2 Devices using a titanium/platinum/gold gate metallisation 
The AIInAs/InGaAs/InP HEMT structure shown schematically in Fig. 4.14 was used to 
fabricate devices using the method given in Chapter 3. Hall measurements were made 
on the layers at 300 K and at 77 K. The highly doped cap was then etched off and the 
measurements repeated, (Table 4.8). The increase in electron mobility when the device 
is cooled and when the cap is removed suggested that a 2DEG was present. Assuming 
that the saturated electron velocity W. ) was 2x 107 cm s', and assuming a sheet electron 
concentration of 4x 1012 cm Z (see Table 4.8) the saturated current in the 2DEG was 
calculated to be 190 mA for a 150 pm wide device. A piece of this material, sample Ll, 
was processed. However, it was not possible to etch the gate recess properly and the 
etching was stopped after a total etch time of 100 seconds. Table 4.10 shows the 
measured source to drain current (ld) after successive etch times. After close inspection, 
it was found that the gate photoresist had been damaged on devices that had been 
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measured. It was thought that the photoresist had flowed due to heating caused by the 
source - drain current. The photoresist was still intact on the devices that had not been 
measured, but the semiconductor was now over etched. The same structure was then 
used for sample L2. After a 60 second etch the current was measured at five positions 
(source to drain voltage =3 volts). The current varied between 110 and 170 mA, (table 
4.10). A Ti/Pt/Au gate was then deposited. Figs. 4.14B and 4.15 show the Schottky 
diode characteristics measured on 1 and 5 pm gates respectively. A short circuit between 
the gate and the source occurred before any FET action could be observed. It was 
thought that the devices failed due to the large reverse bias leakage current and that this 
current was due to the poor ability of titanium to act as a Schottky contact to AlInAs. 
It was therefore decided to investigate the Schottky properties of titanium and platinum 
contacts to undoped AlInAs. 
Layer 300 K 300 K 77 K 77 K 
Sheet carrier Mobility, p Sheet carrier Mobility, p 
density (cm2v-'s 1) density (cm2v1s') 
(1012cn 2) (1012cm 2) 
A 12.7 7200 6.9 30500 
As grown 
A 4.3 10500 4.0 40000 
Cap removed 
B 13.6 7160 7.2 30600 
As grown 
B 4.5 10600 4.2 40000 
Cap removed 
Table 4.8: Hall data for AlInAs/InGaAs/InP HEMT layers A and B. 
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Total Etch 
time 
(seconds) 
Measured current between source and 
drain (L) Qa source to drain voltage 
(Vd) =3 volts. 
Device 
(NM = not measured) 
1 2 3 4 5 
0 >250 NM NM NM NM 
20 375 375 375 375 375 
40 250 240 260 NM 275 
50 250 240 250 240 230 
60 225 240 245 NM 230 
70 225 230 235 235 NM 
80 250 220 240 240 235 
90 250 NM NM NM NM 
Table 4.9: Source-drain current as a function of gate recess etch time, used to monitor the gate 
recess etch process on A! InAs/InGaAs/InP sample I. I. 
Etch time 
(seconds) 
Measured current between source and drain (I. ) @a source to drain 
voltage (Vd) =3 volts. (mA) 
Device (NM = not measured) 
1 2 3 4 5 
0 >250 NM NM NM NM 
60 150 110 155 165 170 
Table 4.10: Source-drain current as a function of gate recess etch time, used to monitor the gate 
recess etch process on sample L2. 
4.2.3 Large area Diodes 
The test structure used for the Schottky trials is shown in Fig. 4.16. Pt/Au and Ti/Pt/Au 
metallisations were used for samples DPI and DTI. The surface treatment prior to metal 
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deposition is given in Table 4.11. Forward current - voltage (lrVt) measurements were 
made on 15 diodes on each sample. The results are shown in Table 4.12. Typical Is-V, 
curves are shown in Figs. 4.17 and 4.18. Although the ideality factors (n) are in close 
agreement there seems to be a small difference in the barrier height of about of 0.04 eV 
between the two samples. The first measurements typically gave a barrier height 0.03 eV 
below the maximum value, which was obtained after about the 15`h measurement (Fig. 
4.19). Some of the variation in the results for the Ti/Pt/Au diodes seemed to be 
associated with the position of the diode on the sample. This difference is discussed in 
chapter S. Reverse current - voltage (c-Vd measurements were made on the same 
samples and the results are summarised in Table 4.13. Typical Ij- Vr plots are given in 
Fig. 4.20. Capacitance - voltage measurements were also made and Fig. 4.21 shows a 
1/C2 against reverse bias plot of a diode with a Pt/Au metallisation. The intercept with 
the voltage axis (V1) is 0.66 volts, giving a barrier height of 0.75 eV. Fig 4.22 shows a the 
C-V measurement of a Ti/Pt/Au diode where the intercept with the voltage axis is at 
0.62 volts giving a barrier height of 0.71 eV. The C-V measurements also allow the 
extraction of doping concentration in the AlInAs and a typical profile is shown in Fig. 
4.23. 
Step Etchant Ratio Time (seconds) 
1 H3PO4: H202: H20 1: 1: 80 60 
2 buffered HF 1: 15 60 
3 H3PO4: H202: H20 1: 1: 80 60 
Table 4.11: Surface treatment for Schottky trails on samples DP1 and DTI. 
86 
Sample Metallisation Barrier height 4b Ideality n, 
0b) (eV) standard factor, standard 
deviation n deviation 
(eV) (eV) 
DPI Pt/Au 0.73 0.01 1.09 0.01 
DTl Ti/Pt/Au 0.69 0.02 1.10 0.02 
Table 4.12: Forward current-voltage (IrVi) results from samples DP1 and DTI. 
Sample Metallisation Number of diodes Average current @ standard 
measured -2 v (Am Z) deviation 
(Am 2) 
DPl Pt/Au 5 0.049 0.005 
DTl Ti/Pt/Au 3 1.8 0.6 
Table 4.13: Summary of reverse bias leakage current for samples DP1 and DT1. 
4.2.4 Platinum/gold Schottky contact devices 
4.2.4.1 Adhesion of platinum to AlInAs 
Platinum does not normally adhere to GaAs very well. To assess the adhesive property 
of Pt/Au to AlInAs, 1 pm gates were deposited on an AIInAs layer and were then 
subjected to ten minutes ultrasonic agitation in acetone. The gates showed no sign of 
peeling off. Also, a probe needle was used to scratch the gates. The gates broke where 
the needle crossed them, but remained stuck to the AIInAs on either side of the scratch 
mark. 
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4.2.4.2 First device results 
The same AllnAs/InGaAs/InP HEMT structure was then used to fabricate sample L3 
which was etched using H3P04: H202: H20 in (volume) proportions of 1: 1: 160 and a few 
drops of FC93 (a proprietary wetting agent). The results of the etching are shown in 
Table 4.15. Immediately prior to loading into the evaporator the sample was etched in 
buffered HF: H20 of 1: 15 for 1 minute to remove the surface oxide. A range of device 
characteristics were obtained and are shown in Fig. 4.24 A-C. The devices were mainly 
enhancement mode and so the required gate-source voltage (V8s) to pinch the channel off 
was typically 0.1 volts. The gate leakage current at this voltage was therefore low and 
the devices seemed to show good pinch off characteristics. However, when the reverse 
bias behaviour was investigated, a large leakage current (a few mA) was observed, which 
then caused the devices to short between the gate and source contacts before the current 
could be recorded. The devices seemed to have been etched too deep and this may have 
been a cause of the poor Schottky characteristics. The ratio of contact edge to contact area 
is much larger for a gate than for a test diode of 110 pm diameter. 
light Measured current between source and drain contacts (Isd) @a Vsd = 0.8 
v (mA) 
Device site 
1 2 3 4 5 6 
on 32 8.5 20 13 10 41 
off 26 4.5 16 8 16 29 
Table 4.15: Measured source-drain current at five device sites, on AllnAsllnGaAs/InP sample L3, 
after 105 seconds of etching, showing the dependence on illumination conditions. 
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4.2.4.3 Assessment of edge effect on gate leakage current 
To try to assess the importance of edge effects, diodes with diameters ranging between 
50 and 150 pm were fabricated. The amount of H3P04 used in the etch was increased 
from 1 to 3 ml to try and give a more uniform etch rate, while the ratio of H20: H202 was 
the same as that used for sample DPI. I(Vf measurements were made on ten diodes of 
each diameter, and the extracted values of barrier height and ideality factor (n) are 
summarised in Table 4.16. All the diameters (except for the 50 pm diodes) gave similar 
values of 4b and n. However, the 50 pm diodes had signs of photoresist under the metal 
which may have been the reason for the large value for the 50 pm diodes. The 
experiment was repeated on samples DP3, DP4 and DP5. The surface treatment included 
an extra NH3 deoxidation stage to remove any residual photoresist. The diodes were 
analyzed by C-V and Ir Vr methods and a summary of the C-V results are given in Table 
4.17. The reverse bias currents are plotted (Fig. 4.25 A-C) against the edge/area ratio for 
a range of bias voltages and the leakage current is plotted against applied voltage for 
each surface treatment used (Fig. 4.26). 
Schottky diameter 
(pm) 
barrier 
height, 
¢b 
(eV) 
fie, 
standard 
deviation 
(eV) 
ideality 
factor, n 
150 0.68 0.006 1.09 
110 0.68 0.005 1.09 
90 0.68 0.003 1.11 
75 0.68 0.000 1.10 
50 0.73 0.02 1.11 
Table 4.16: Summary of I1-Vf measurements for various sized Schottky contacts on sample DP2. 
The barrier height (fib) remains constant with diode diameter except for the 50 pm size which 
showed signs of photoresist contamination. 
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Sample Surface treatment Schottky diameter 
(pm) 
ýb 
(eV) 
Standard 
deviation 
(eV) 
DP3 20 seconds NH3: H20 1: 20 + 150 0.88 0.03 
1 min H202: H3PO4: H2O 
1: 3: 80 +1 min HF: H20 1: 15 
110 0.87 0.02 
90 0.87 0.05 
75 0.88 0.01 
50 0.86 0.03 
DP4 as DP3 but no HF: H20 110 0.77 0.01 
DP5 as DP3 but no NH3: H20 110 0.84 0.02 
Table 4.17: Capacitance-voltage results for Pt/Au Sclzottkys on AlInAs samples. The barrier 
height (fib) is seen to be dependant on surface treatment and independent of diode diameter. 
4.2.4.4 Gate leakage current 
The effect of leakage current in a device structure due to the contact of the gate with the 
InGaAs channel as it crosses the mesa edge (Fig. 4.27) was investigated. A TLM pattern 
using a Pt/Au metallisation was deposited on InGaAs using two surface treatments. 
Standard TLM measurements were made and the data is plotted in Fig. 4.28 and Fig. 
4.29 showing the straight-line fit. The value of contact resistivity (pa) was calculated to 
be 6.5 x 10'' f2m2 for the H3PO4: H202: H20 surface treatment and 7.4 x 10-7 S2m2 for the 
H3PO4: H2O2: H20 and buffered HF treatment. The FET structures that have been used 
have two places where the gate stripe makes contact to the InGaAs channel. The gate 
length is increased from 0.5 pm to 2 pm as it crosses the mesa edge (because it is difficult 
to print a 0.5 pm line over a mesa edge) and the InGaAs layer is 40 nm thick. SEM 
analysis showed that the slope of the mesa was at an angle of 45 degrees to the substrate. 
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The area of InGaAs in contact with the gate could now be calculated and the gate leakage 
current due to this area, at a typical Vgg of -1 volt, was calculated to be 0.25 pA without 
the HF treatment and 0.2 pA when the HF treatment was used. 
The mask being used had a selection of device lay-outs intended to find the optimum lay- 
out for maximum frequency of operation. These lay-outs enabled the measurement of 
gate leakage current as a function of total gate width and total number of mesa cross 
overs. The results of such measurements are plotted in Fig. 4.30 and Fig. 4.31, and the 
leakage current calculated per 150 pm of gate width was 9-12 NA, while the leakage 
current per mesa cross-over was 1.3-1.6 pA. 
4.2.4.5 Depletion mode devices 
The same AIInAs/InGaAs/InP structure was used to attempt the fabrication of devices 
that operated in depletion mode. Table 4.18 shows the etch record for sample L6. When 
the Pt/Au gates were deposited no gate action was seen. Another piece of the same 
wafer, sample L7, was then etched (Table 4.19) and the gates deposited. A number of the 
devices worked in depletion mode although there was a large variation in source to drain 
current. Table 4.20 shows the source to drain current for these devices. Fig. 4.32 shows 
the I-V characteristics for one of the working devices that almost pinched-off. Fig. 4.33 
shows the I-V characteristic for another device that did not pinch-off. When the gate 
current was limited to 1 mA the apparent device characteristics changed dramatically 
(Fig. 4.33B), showing that a large gate current was still present. The transconductance 
(gm) of a device that pinched off is plotted in Fig. 4.34. The maximum transconductance 
was 59.2 mS (or 395 mS per mm), obtained at a source-gate voltage of + 0.22 volts. This 
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meant that the device had to be used in enhancement mode to -use the maximum 
available value and the fact that it peaks is an indication of HEMT action. 
Etch time Source-drain saturated current (L), (mA) 
(seconds) 
Device 
(NM = not measured) 
A B C D E 
0 >250 >250 NM NM NM 
30 255 225 225 225 225 
Table 4.18: Source-drain current of sample L6, before and after etching the gate recess. 
The depth of the gate recess for two of the working devices was measured by scanning 
electron microscope to see if they had been etched to the correct depth. The recess 
depths measured were 79 and 74 nm respectively (the target depth was halfway through 
the undoped AIInAs ie between 50 and 90 nm). 
Total etch Measured current between source and drain (I4) mA Vd =3 volts 
time 
(seconds) Device A Device B Device 
C 
Device 
D 
Device E 
0 >250 >250 
30 250 200 
60 190 
90 140 
105 40 
(V, d=0.8 v) 
Table 4.19: Source-drain current of sample L7, before and after etching the gate recess. 
The rest of the wafer from which L6 and L7 were obtained was used for three more 
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attempts to get the gate etch right but with no success. A difference in the etch rate was 
noted between the devices that had 5 pm or 0.5 pm gate lengths (as mentioned in section 
4.1.2.7). The 5 pm devices etched much faster. The devices that had the ohmic pads 
exposed to the gate etch (to make probing easier) etched faster than the devices with the 
pads covered. Also after a device had been probed once, the ohmic pad became exposed 
and so difficulties in assessing the etch rate were found. 
y co-ordinate Current between source and drain contacts (Id) mA 
s/c = short circuit 
x co-ordinate 
5 6 7 8 9 10 
90 s/c s/c 0.3 3.8 51 72 
91 30 s/c 13 63 95 1.9 
92 58 78 88 21 1.8 6.3 
93 43 40 3.0 s/c 32 44 
94 s/c 64 6.3 32 33 15 
95 6.3 12.1 19.1 26.1 21 
96 s/c 72 67 64 s/c 
Table 4.20: Source-drain currents for devices on sample U. V=1.2 v, V., = 0.0 v. (The x and 
y co-ordinates give an indication of the position of the device on the sample). 
4.2.4.6 New layer designs 
Because of the difficulties in producing a correctly etched device, the next wafer was 
grown with a thinner supply layer (Fig. 4.35), which was intended to reduce the amount 
of free charge remaining in the AIInAs supply layer as well as to reduce the charge in the 
channel. The channel thickness was also reduced from 40 nm to 20 nm to try to limit the 
amount of gate leakage current at the mesa edge. A wafer was also grown which had 
93 
a 50 nm InP buffer instead of the usual 20 nm AlInAs buffer layer. The first wafer was 
processed as far as gate etching as a complete wafer and then broken into pieces. After 
gate etching, the first sample had working devices but they did not pinch-off fully. 
Success was achieved with the next piece (sample L8) and a transconductance of 402 
mS/mm was obtained on one of the devices (Fig. 4.36) but still with the gate in forward 
bias. Good pinch-off was achieved (Fig. 4.37A) along with a low gate leakage current (18 
pA at pinch-off with a source-drain voltage of 2 volts, Fig. 4.37B). Poor metal adhesion 
due to processing problems meant that the rest of the wafer could not be used. The 
wafer with the InP buffer layer was then processed using devices with 1 pm gate length 
lithography. Devices were successfully fabricated (Hunt et al. 1990) and the I-V 
characteristics of one of them is plotted in Fig. 4.38. 
Due to the difficulties in getting the gate etch correct it was decided to reduce the 
thickness of the cap layer to 10 nm. Two whole wafers (L9 and L10) and two half wafers 
(Lll and L12) were grown. The ratio of cap thickness to Schottky layer thickness 
improved the ability to stop the etch on the Schottky layer. The thinner cap layer meant 
that the ohmic contacts had to be optimised again. One of the half wafers (L1 1) was first 
alloyed at 450 °C and gave a contact resistance of 0.36 f1mm. This increased with 
increasing alloy temperature (Fig. 4.41) but did give good straight line fits (Fig. 4.42). The 
other half wafer (L12) was alloyed at 400 °C (peaked at 412 °C), and gave a contact 
resistance of 0.19 Qmm. The reduced current in the cap allowed a map of the initial 
source-drain saturated current (L) to be made (Fig. 4.39 and Fig. 4.40), so showing the 
uniformity of growth and giving a starting point to the gate etching. It was not possible 
to measure Imo, with the thicker cap layer because the devices could not withstand the 
heating due to the large current. The L characteristic of one of the devices from L12 
is shown in Fig. 4.43 along with the characteristics as the gate etching proceeded. 
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However a problem with the processing meant that no devices were fabricated on L12. 
Devices made on L9 failed to pinch-off. Hall effect measurements were made on some 
of the material with the thinner cap (table 4.21) and poor mobilities at 77 K were 
measured suggesting that the growth conditions were not at their optimum. 
Position on Sheet carrier concentration (cm2) Mobility (cm2/Vs) 
Sample 
300 K 77 K 300 K 77 K 
front 5.6 x 1012 5.1 7580 20800 
rear 5.8 x 1012 4.4 6100 21600 
Table 4.21: Hall measurement results on AlInAsllnGaAs/InP material with thinner cap. 
4.2.4.7 RF results 
RF measurements were made on sample L7 (L7 is the sample on which the first depletion 
mode devices were made, the first layer design). The frequency at which the current gain 
drops to unity (fT) and the frequency at which the power gain drops to unity (fmax) are 
the usual figure of merits used. These two parameters varied from zero for a device that 
had zero transconductance to a best fT of 23.7 GHz (Fig. 4.44) and a maximum fmax of 58 
GHz (Fig. 4.45). These values are obtained by extrapolation as detailed in Chapter 3. 
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4.3 Summary 
4.3.1 Ohmic contacts 
A contact resistance of 0.22 f2mm was achieved on a GaAs MESFET structure using a 
In/Ge/Au metallisation and a 432 °C alloy for 3 minutes. The contact resistance 
increased to approximately 0.84 S2mm when the technology was applied to a conventional 
HEMT structure. A Ge/Au/Ni/Au multi-layer and RTA alloy were used to obtain 
contact resistances of 0.07 S2mm, 0.10 f1mm and 0.11 Qmm for conventional, 
pseudomorphic and AlInAs/InGaAs/InP HEMTs respectively. The minimum contact 
resistance was strongly dependant on alloying temperature, germanium and gold 
thickness and the TLM pattern lay-out. Surface treatment, pre-alloy purge 
time/ temperature and crystal lattice orientation did not significantly affect the contact 
resistance. 
4.3.2 Schottky contacts and devices 
The average barrier height for the Ti/Pt/Au metallisation was 0.69 eV and 0.71 eV when 
measured by I(Vf and C-V respectively. Pt/Au gave values of 0.73 eV and 0.75 eV also 
using IrVf and C-V measurements. Pt/Au gave a barrier height of 0.87 eV (by C-V) 
when NH3: H20 was included in the surface treatment. No edge effects were observed 
in the diode diameter range of 50 pm to 150 pm. 
A Pt/Au gate metallisation was successfully used to produce AlInAs/InGaAs/InP 
HEMTs that operated in depletion mode and yet could be made to pinch-off. This was 
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achieved by using a thin AlInAs supply layer, a thin InGaAs channel layer and by 
etching the gate recess to the centre of the AllnAs Schottky layer. The gate leakage 
current was 3.5 x 106 greater than expected from the large area diodes. Adhesion of the 
Pt/Au stripes was found to be adequate by scratching with a probe needle and ultrasonic 
agitation. Devices with a 1.1 pm gate length gave a fT of 23.7 GHz and a fmax of 58 GHz. 
Devices with a 0.7 pm gate length had a maximum transconductance of 402 mS/mm. 
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to undoped InGaAs so that the leakage current at the device mesa edge could be determined. 
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Fig. 4.29 TLM measurement of a Pt/Au metallisation rin InGaAs. 
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Fig. 4.30 Gate leakage current plotted against the number of mesa crossovers for three AllnAs//nGaAsllnp 
HEMTs. This measurement was made to determine the gate leakage current as a function of total gate area 
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Fig. 4.31 Gate leakage current plotted against the total gate width for four AllnAsllnGaAsllnP I lLMT. s. 
This measurement was node to determine the gate leakage current as a function of total gate area (obtained 
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Fig. 4.338 I-V characteristics of the same AllnAs/InGaAs/InP HEMT shtnnn in Fig. 4.33 but with the gate 
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Chanter Five 
Discussion 
5.0 Introduction 
This chapter discusses the three main sections of work undertaken, these being, (1) ohmic 
contacts, (2) Schottky contacts and (3) devices. The results are compared with those 
published in the literature and with current theoretical models. 
5.1 Ohmic contacts 
5.1.1 Introduction 
The investigation of ohmic contact fabrication technologies resulted in ohmic contact 
resistances to HEMT and FET device layers being reduced significantly from that 
obtained using the processes already available. However, the contact resistance to the 
2DEG was not measured and so it was difficult to conclude if the values obtained for the 
ohmic contacts on the HEMT device structures were sufficiently small so as not to 
degrade the device performance. This was because the TLM method did not take into 
account the effect of the highly doped cap layer on the HEMT material. The proposed 
methods of eliminating the effect of the cap layer did not produce satisfactory results. 
However it was concluded that the contact resistance on the MESFET material did 
achieve the desired value because measurement on this structure, was not complicated 
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by the conduction band discontinuity present in the HEMT structures. 
5.1.2 Indium/germanium /gold contacts 
The thicknesses of indium, germanium and gold used were first chosen to reproduce as 
closely as possible the original filament evaporator process. Indium evaporates faster 
than germanium when a InGe eutectic source is used so indium was chosen to be 
evaporated first. During preliminary trials, spitting of the germanium source was 
observed to become very serious above an evaporation rate of 4 A/sec. More 
importantly, because of the response time of the shutter, deposition continued for a short, 
variable time after the controller activated the shutter to close. For thin layers such as 
germanium and indium low deposition rates were chosen to minimise any variations that 
may have occurred. The first contact resistance value of 0.30 f2 mm was the minimum 
value normally accepted for the process. The improvement in contact resistance obtained 
when the evaporation rate was reduced may have been due to the films having less 
stress. The spitting of the gold seemed to be caused by bits of graphite being shed from 
the liner, but it may have been caused by variable thermal contact between the metal and 
the water cooled copper hearth so producing variations in temperature. When the 
evaporation order of the indium and germanium layers was reversed, but no difference 
was seen in the value of contact resistance, it was thought reasonable to conclude that the 
films were able to mix fully during the alloying process. However the use of the 46: 54 
(5.5 nm indium : 6.5 nm germanium) ratio did not reduce the contact resistance value and 
it may be that less gold diffused from the top layer when the shorter alloy time was used. 
The larger value of contact resistance obtained when a thinner gold layer was used was 
probably due to the increase in parasitic resistance. 
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Ohmic contacts depend on forming a very highly doped layer beneath the contact to 
reduce the thickness of the depletion region and so allow tunnelling of electrons through 
the barrier to occur. The results suggest that the five and seven minute alloys allowed 
the dopants to diffuse too far into the sample and a less highly doped layer under the 
contact was formed. 
It was not possible to adjust the temperature of the furnace (due to other users) so the 
optimum alloying procedure may not have been achieved. Christou (1979) reported on 
the solid phase epitaxy formation of In/Au: Ge contacts on GaAs but no value of contact 
resistance was given. The only other results that have been reported in the literature for 
ohmic contacts on MESFET material using In/Ge/Au were those obtained at Plessey 
(Grovenor 1983) using the same type of evaporator as the filament evaporator used in this 
work. Since that publication Plessey have obtained values down to 0.25 f1mm. This work 
therefore obtained slightly better results (0.23 f1mm) using an improved evaporation 
system, but without doing a full optimisation (particulary alloy conditions). 
When the contact process was applied to a conventional HEMT structure, the measured 
contact resistance was 0.82-0.86 0 mm. This result was comparable with results obtained 
using the original thermally evaporated InGe : Au process (obtained by my colleagues 
in the department). 
The sheet resistance (R) of the HEMT layer was about 250 0/sq compared to 190 f2/sq 
for the MESFET layer (obtained from the TLM measurements). This difference in the 
sheet values may have contributed to the larger value of contact resistance on the HEMT 
structure. Also the conduction band discontinuity between the GaAs and the AlGaAs 
layers may have been confining the current flow to the cap layer (giving a higher sheet 
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resistance) and so producing a current crowding effect under the contact and therefore 
increasing the contact resistance. There have been no results reported for In/Ge/Au 
contacts on either conventional, pseudomorphic or AllnAs/InGaAs/InP HEMTs. This 
work is therefore the first study of this metallisation system on the conventional HEMT. 
The large value of contact resistance obtained was probably due to the lack of 
optimisation and it should be possible to reduce this figure further. The In/Ge/Au 
scheme was originally chosen for the MESFET because of concerns over reliability of the 
NiGeAu system. 
It is possible that the use of indium instead of nickel will improve the long term stability 
of the contacts and so may be of interest for applications where reliability is important. 
5.13 Advantages of the electron beam evaporator over the filament evaporator. 
The electron beam evaporator had many advantages over the filament evaporator. The 
use of an electron beam to evaporate the metals instead of a filament reduces the risk of 
contamination of the metals. This is because the metals can be placed in a large crucible 
straight from the manufacturers' packaging. In the case of filament evaporation the 
metals are first divided into the correct size using a scalpel or wire cutters and then 
weighed. Contamination can also occur from evaporation of the filament used to heat 
the metals. 
The electron beam evaporator used a quartz crystal to monitor the evaporation rate for 
automatic feedback control. The initial power levels were based on previous evaporation 
runs. It was thought that the ability to pre-set the power levels would give improved 
repeatability of deposited film parameters such as thickness and resistivity. 
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The electron beam evaporator had a superior pumping and vacuum system to the 
filament evaporator. This resulted in lower base pressures which meant that the 
contamination from the vacuum system was less. Unlike the filament evaporator, the 
electron beam evaporator had a metal shutter which stopped the initial metal that 
evaporated from being deposited onto the samples. This metal contained contamination 
due to absorbtion of gas (for example oxygen) when the chamber was at atmospheric 
pressure. 
5.1.4 Contacts based on nickel, germanium and gold 
5.1.4.1 Introduction 
Most of the investigation into ohmic contacts was based on the nickel, germanium and 
gold system. This system has attracted considerable interest in the literature (see chapter 
two). This section discusses the results reported in chapter four and compares them with 
those reported in the literature. 
5.1.4.2 Initial results 
To be able to optimise the alloying procedure without interfering with the furnace used 
for the Plessey production process, an alternative furnace was required. 
A lot of the work that has been published on ohmic contacts has used Rapid Thermal 
Annealing (RTA) to alloy the contacts. RTA has often been claimed to give better results 
than conventional furnace alloying (see chapter two). The use of RTA also increased the 
number of different anneal cycles that could be tried in one day, as the time taken to 
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change temperature is far less than that required for a conventional furnace (which may 
be why this method has given better results). The alloying procedure used in this work 
is described in the experimental methods section and Fig. 3.1 shows a typical time- 
temperature profile used. 
The contact resistance of 0.53 f2mm obtained on sample C3 was larger than the 0.1 lamm 
reported by Goronkin. The reason for this difference was not clear but may have been 
due to the fact that this work used RTA and Goronkin used furnace alloying. The faster 
temperature rise obtained with RTA may have caused a stable compound of nickel and 
arsenic to form, which prevented the desired mixing from occurring. This could be 
investigated by altering the rate of rise of temperature of the RTA and using various 
analysis techniques such as Auger electron spectroscopy and X-ray elemental analysis. 
5.1.4.3 Surface Treatments 
MESFET device structures were used to investigate the surface treatments to save on the 
cost of wafers. As the surface of the conventional and pseudomorphic HEMT structures 
were GaAs, it was thought that the optimum surface treatment should be the same for 
all three types of structures. Apart from the 90° orientated conventional HEMT sample, 
similar values of contact resistance were obtained for all four types of surface treatment 
which suggested that either the different treatments did not alter the surface significantly 
or that the final value is not greatly affected by the state of the surface prior to metal 
deposition. The reason for the 90° orientated material being more sensitive to surface 
treatment than the 'normal' material was unclear. Section 4.1.2.5 shows that there was 
no significant change in the contact resistance when the orientation was changed with the 
surface treatment kept constant. This result may be in error and so should be checked, 
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but if it is found to be correct, then the'normal' orientated material will probably provide 
for a more reproducible process. 
It would have been interesting to compare the results with an untreated surface, although 
an untreated surface would probably not be very consistent as its surface would depend 
on the previous processing step and also on how much time had elapsed since that 
process. 
5.1.4.4 Pre-heat temperature and pre-alloy purge time 
Before the contacts were alloyed at the required temperature, the RTA chamber (and 
sample) were pre-heated to a constant temperature of 330 °C to avoid initial temperature 
variations in the chamber causing the alloy temperature to overshoot its required value. 
The temperature - time profile was plotted during each run so it was possible to see if 
there was any significant change from run to run. To check that the pre-heat temperature 
was not affecting the final value of contact resistance, the temperature was changed from 
330 °C to 350 °C. The same value was obtained showing that either the pre-heat stage 
did not cause any significant alloying, or if it did cause alloying, then the temperature 
was not critical in the range investigated or any alloying that did take place, was 
insignificant compared to the alloying that took place at the higher temperature. 
The presence of moisture and oxygen during RTA has been reported in the literature 
(Williams 1991) to give poor contact resistance values. To avoid this, the RTA chamber 
was purged with dry argon to remove any moisture or oxygen before the heat treatment 
began. No difference in contact resistance was obtained when the purge time was 
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increased from one to ten minutes so it was concluded that either one minute was long 
enough to remove the moisture or the moisture did not effect the result. However, the 
presence of moisture during RTA has been reported in the literature to give high values 
so it was probable that a one minute purge was long enough to remove the moisture. 
5.1.4.5 Crystal lattice orientation effect 
The contact resistance for either the MESFET or conventional HEMT material was not 
affected by the wafer orientation, as seen by Kamada et al (1987) and so it was concluded 
that either the lateral penetration of the contact was too small, or that it was the same in 
both directions, which explains the lack of any further mention of this effect in the 
literature. Kamada et al used an alloy temperature of 450 °C, which is typical of alloy 
temperatures used by other authors, but if the alloy time (which was not given) was 
unusually long, any preferential diffusion direction would have become apparent. 
5.1.4.6 Optimum ratio of layer thicknesses 
As no orientation effect was seen, it was thought that the use of the 90° samples would 
be acceptable for the germanium thickness experiments. However if lateral penetration 
of an ohmic contact is greatly affected by the amount of germanium present then the 
results are invalid and the experiment should be repeated for samples of the same 
orientation. Assuming no orientation effect was present, the experiment showed that as 
the thickness of the germanium layer was increased from 10 to 20 nm the temperature 
required to achieve the minimum contact resistance decreased from 460 °C to 420 °C and 
the minimum contact resistance decreased from a value of 0.28 f2mm to 0.20 O mm. For 
germanium thicknesses above 20 nm the optimum temperature increased again. The 
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reasons for the trends seen are unclear due to the very complicated nature of ohmic 
contact formation. The optimum germanium thickness reflects a ratio dependency with 
either the nickel or the gold layers. Assuming that the top layer of gold had no part in 
the reaction, the 12% Ge: Au eutectic composition occurred for a Ge thickness of 14.8 nm. 
If the minimum contact resistance and minimum alloy temperature occur when the 
eutectic composition forms, it may be that changing the alloying temperature reflected 
the amount of inter diffusion of the top gold layer. No similar study of the effect of 
germanium thickness on contact resistance has been found in the literature. The role of 
germanium in Au-Ge contacts on GaAs was studied by Iliadis and Singer (1983) but no 
attempt was made to vary the Ge: Au ratio. 
Increasing the thickness of the top gold layer from 140 nm to 240 nm would have 
reduced the sheet resistance of the contact and so would have reduced the voltage drop 
due to current flowing from the probe needle to the edge of the contact. This parasitic 
resistance cannot be separated from contact resistance and was therefore seen as part of 
it. The increase in temperature required to obtain the minimum value, may be reflecting 
a compromise between the need for a larger gold to germanium ratio to achieve optimum 
doping, and the need for a low sheet resistance to reduce the parasitic resistance. 
5.1.4.7 Contacting the 2DEG 
The contact resistance to the 2DEG is a difficult value to define as well as measure as the 
current path from the ohmic contact metal to the edge of the gate recess is not well 
defined or necessarily the same from one device to another. 
The attempt to etch the cap using the contacts as etch masks (samples C2 and CIA) was 
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complicated by the fact that the etch was able to get under the contacts and so increase 
the spacing between the contacts in an uncontrollable way. This will have given an error 
in the measured contact separation and so lead to an error in the calculated value of 
contact resistance (which will have been overestimated). Cleaving through the sample 
and measuring the undercut by SEM did allow the spacing to be more accurately 
measured but only at one place (the samples being too small to cleave again). More 
importantly the InGaAs/AlInAs etched deeper at the edges of the contacts so making the 
results unreliable due differences in sheet resistance. Jones and Eastman (1986) also 
encountered similar problems and decided to stop using the technique, unlike Ketterson 
et al (1986 2) or Hong et al (1986) who found the technique acceptable. The etch rate is 
controlled by the availability of reactive species at the surface of the semiconductor. 
However, as the ohmic contacts were not etched, there may have been a larger source of 
etch species above the contacts which may have increased the etch rate of the 
semiconductor at the contact edges. Alternatively, lateral protrusions of ohmic metal, 
formed during the alloying process, (as seen by Goronkin et al 1989) may have changed 
the etch susceptibility of the semiconductor. 
The new mask set also had the adjusted and gated TLM structures (see Fig. 4.11). These 
structures were intended to give a more accurate assessment of the contact resistance by 
measuring the source resistance (R, ). However it was observed during the gate recess 
etching (see device results section) that the devices with 5 pm gate lengths etched faster 
than the devices with gate lengths of 0.5 pm or 1.0 pm. Due to the shortage of material, 
gate recess etching was always done to give the correct amount of charge in the channel 
for the short gate features. This meant that the longer gate features had little or no 
charge left in the channel, making them highly resistive so that accurate measurements 
were not possible. 
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The gated TLM pattern was not available during the early development of the ohmic 
contacts when it may have been useful if uniform etching of the large 'gates' could have 
been achieved. 
5.1.4.8 Errors of the TLM technique 
The TLM measurement technique depends on the fact that the resistance of the metal is 
small compared to the resistance between the metal and the semiconductor. However, 
for very small values of contact resistance this may not be the case. The first TLM lay-out 
used, depended on current flowing through a relatively large distance of metal before 
reaching the contact itself (Fig. 3.7). This produced a voltage drop that increased the 
apparent value of the contact resistance. Increasing the thickness of the overlying gold 
layer from 140 nm to 240 nm on conventional HEMT material (samples C5A and C5C) 
reduced the measured contact resistance from 0.25 to 0.17 S2mm. When the TLM lay-out 
was changed to reduce this 'access' resistance the value was further reduced to 0.07 f2 
mm. The thickness of the top gold layer could have been increased to reduce the 
resistance but this would have meant that the photolithography would have had to cope 
with thicker layers. 
For contacts with small values of contact resistance it was found that the measured value 
depended on whether the current flow was between diagonally opposite probes or not 
(see Fig. 4.13). This can be explained by current crowding which will occur if the probes 
supplying the current are at the same end of the contacts. If the 'current' probes are 
diagonally opposite each other, current crowding is reduced. The exact position and 
pressure of the probes may also effect the accuracy of the measurement. However due 
to the reproducibility of the results these effects are considered not to be a problem. 
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The ohmic contacts used in this work depended on the dopants diffusing from the 
contacts into the semiconductor. This process of doping the semiconductor below the 
contacts changes the sheet resistance of the semiconductor under the contacts so it is no 
longer the same as the sheet resistance of the semiconductor between the contacts. For 
this reason it is not accurate to assume that these two sheet resistance values are equal, 
which is what you must do to obtain the value of contact resistivity (p, ). 
5.1.4.9 What is an acceptable value of contact resistance (R) ? 
The contact resistance of a device should ideally be zero. However as this is not 
attainable, an acceptable value of contact resistance must be decided upon. It is really 
the source resistance which must first be chosen. Again this should ideally be zero, but 
again is not achievable. Fig. 2.6 shows the effect of the source resistance on the 
transconductance, equation 2.5 the effect of the source resistance on maximum frequency 
of oscillation (fmax) and equation 2.8 the effect of the source resistance on the minimum 
noise figure (Fm;, ). 
The acceptable values of source resistance must also depend on the difficulty in obtaining 
a low and acceptable value. If the cost of reducing the source resistance becomes too 
much, for example due to the equipment required, then the performance of the device 
may be increased more easily by improving another parameter or even using a different 
device. 
For a given value of source resistance, it is probably acceptable if the contribution of 
contact resistance to the source resistance is less than 50 % as reducing contact resistance 
any further will only have a marginal effect on the final device parameters. It would then 
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be necessary to reduce Rmat (the resistance due to the material), until it in turn becomes 
less than 50% of the contact resistance. 
5.1.4.10 Minimising the number of TLM measurements made 
The ohmic contacts used in this work all showed Schottky diode characteristics before 
they received a heat treatment. The contacts then turned ohmic when a given 
temperature was reached. It was observed that the contacts normally gave the lowest 
value of contact resistance at a temperature only slightly higher than the temperature 
required to turn them ohmic, typically 10 to 20 °C. TLM measurements were not 
performed until the contacts were observed to be ohmic. After a further alloy (typically 
20 °C higher), TLM measurements were repeated and the contact resistance was normally 
found to have increased (or the process repeated until it did). 
5.1.4.11 Nickel, germanium and gold based contacts: A comparison with the literature 
The Ni/Ge/Au metallisation was similar to that used by Goronkin (1989). However the 
minimum contact resistance of 0.53 S2mm obtained on a conventional HEMT structure in 
this work was larger than the 0.1 f2mm reported by Goronkin. The reason for this 
difference was not clear but may have been due to the fact that this work used RTA and 
Goronkin used furnace alloying. The faster temperature rise obtained with RTA may 
have caused a stable compound of nickel and arsenic to form, which prevented the 
desired mixing to occur. This could be investigated by altering the temperature rise rate 
of the RTA and using various analysis techniques such as Auger electron spectroscopy 
and X-ray elemental analysis techniques. 
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The Ge/Au/Ni/Au multi-layer used in this work, gave a final value of contact resistance 
of 0.07 f2mm for the conventional HEMT. This can be compared with 0.10 f2mm (furnace 
anneal) to 0.21 Qmm (transient anneal) by Ikossi-Anastasiou et al. (1988) who used a 
Ni/Ge/Au/Ni/Au metallisation. O'Connor et at. (1987) used a Ni/{Ge/Au}/Ni/Au 
metallisation (where {Ge/Au} represents a multi-layer) and obtained an average contact 
resistance of 0.16 92mm. Langer et at. (1987) obtained a minimum contact resistance of 
0.17 Qmm using a Ni/Ge/Au/Ni/Au multi-layer alloyed at 420 °C for 30 seconds. Hong 
et al. (1986), using a Ni/Ge/Au/Ni/Ti/Au multi-layer, obtained a value of 0.12 f2mm 
using a two step alloy. It therefore seems that given suitable optimisation, nickel, 
germanium and gold can be used in a number of different ways and the minimum 
contact resistance will be around 0.1 £ mm on conventional HEMT material. However 
Ketterson et al. (1984) have quoted the lowest resistance contacts with a value of 0.035 
S2mm using a (AuGe)/Ni/Au metallisation. The error associated with this result is 
probably quite large and the result has not been obtained more than once. 
The lowest contact resistance obtained on pseudomorphic HEMT material in this study 
was 0.10 S2mm, which is similar to that obtained in the literature. 
The 0.11 12mm obtained for the ohmic contacts on the AIInAs/InGaAs/InP structures are 
also of similar value to those obtained in the literature. Luo et al. (1990) used Au, Ge and 
Ni (sequence not given) and RTA to obtain a contact resistance of 0.13 12mm. Dämbkes 
et al. (1990) have claimed the lowest value reported (0.03 f2mm) using 15 nm Ge, 10 nm 
Ni and 120 nm Au alloyed at 418 °C. Kuang et al. obtained < 0.13 f2mm using a 
Ni/AuGe/Ag/Au metallisation and alloyed by RTA. Peng et al. (1987) obtained values 
consistently below 0.1 S2mm using AuGe/Ni/Au but the alloy schedule was not given. 
A number of other authors (for example Capani et al. 1986) have obtained similar results. 
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It therefore seems that by using a combination of some or all of nickel, germanium, gold 
and silver the contact resistance can be reduced to around 0.1 S2mm. The surface 
treatment used before the samples are loaded into the evaporator is not usually 
mentioned in the literature, presumably because the authors do not think it is important, 
or more likely because they think it is. 
The values of contact resistance quoted above have all been obtained by the standard 
TLM structure and so may have only be contacting the highly doped cap and not the 
2DEG. Although it is hard to define, the contact resistance to the 2DEG may have been 
much larger. 
5.2 Schottky contacts 
5.2.1 Introduction 
In this work a Pt/Au metallisation was used to produce a Schottky contact on MOCVD 
grown AlInAs with a lower reverse bias leakage current than was achieved when a 
Ti/Pt/Au metallisation was used. AlInAs/InGaAs/InP HEMTs were successfully 
fabricated using this metallisation. The devices showed a lower gate leakage current than 
had previously been reported in the literature. However, the leakage current still present 
in the device was far larger than would be expected by simply scaling the dimensions of 
the large area diode down to the small area of the gate. Therefore, the reason for 
obtaining the low gate leakage is not clear and may not be entirely due to the use of the 
Pt/Au metallisation. 
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5.2.2 Current-voltage measurements 
Assuming that thermionic emission was the limiting mechanism for current flow over the 
barrier (which should be the case when the carrier mobility is not too low), then the 
forward bias current is given by equation 2.18 for bias voltages greater than 3kT/q. 
Equation 2.18 was used to plot the forward characteristics of a Pt/Au diode in Fig. 5.1 
The characteristics of a diode with the same L, but with an ideality factor of 1, is also 
plotted. The difference in the two curves shows that the diode was not ideal. More 
information about the diode can be obtained if the full equation (2.16) for thermionic 
emission is used to plot the characteristics. This has been done in Fig. 5.2 where the 
quantity ln[I/{1-exp(-qV/kT)}J has been plotted against V for values of V>0. The curve 
seems to fit a straight line for values below 3q/kT showing that the diode still fitted the 
thermionic emission theory. For large values of V, the characteristics fall below the 
straight line because of series resistance. A plot of ideality factor (obtained from the 
gradient of Fig. 5.2) against V is shown in Fig. 5.3. For large values of bias, the current 
was determined almost entirely by the series resistance. 
It should be possible to determine the series resistance of the diode from the slope of a 
linear plot of the I-V characteristics. To avoid measuring the resistance of the probes, 
wires and probe to metal contact resistance, a four point probe method was used (similar 
to that used for contact resistance measurements described in chapter 3). A current meter 
capable of measuring larger currents was also used (although it was not as accurate at 
small values). The difference that this set-up made can be seen in Fig. 5.4. The measured 
applied voltage across the diode was more accurate and the current was not limited by 
the meter. However a linear I-V plot (Fig. 5.5) did not give a straight line fit. This may 
have been due to resistive heating providing more conduction band electrons and so 
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reducing the series resistance or because the diode had not been fully turned on in the 
bias range investigated. A plot of differential resistance against current (Fig. 5.5B) shows 
that the resistance seemed to approach a value of 0.2 ohms. 
According to thermionic emission theory, a plot of ln[J/{1-exp(-qV/kT)}] against V should 
fit a straight line for negative bias values. Fig. 5.6 shows such a plot of the IN 
characteristics of a Pt/Au diode; it fits the theory very well. If there had been a 
recombination current present it would have been apparent in Fig. 5.6 as two regions 
with distinct gradients in the characteristics. However the curve does not seem to have 
too distinct gradients and so it can be concluded that there was no appreciable 
recombination current present. 
For larger values of reverse bias, a plot of In I against V° will give a straight line (using 
equation 2.14) if the increase in current with bias is due only to image force lowering of 
the barrier. Fig. 5.7 shows such a plot which is obviously not a straight line and so it was 
concluded that the increase in current with increasing reverse bias was not due to image 
force lowering of the barrier alone. The reverse current continued to fit the thermionic 
emission equation for reverse bias voltages up to 10 volts (Fig. 5.8). 
When the diodes were first measured, the barrier height obtained was approximately 0.03 
eV lower than the value obtained from the same diode after repeated measurements 
(section 4.2.3). When the diode was remeasured after one hour the barrier height had 
returned to its original value. This effect is unlikely to be due to alloying as the current 
density is low and the barrier height would not recover. It may be due to electron traps 
at the semiconductor interface which have a time constant of at least a few minutes. 
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5.23 Capacitance-voltage measurements 
The first C-V measurements made on the Pt/Au and Ti/Pt/Au diodes gave good straight 
line fits when CZ was plotted against reverse bias (Figs. 4.21 and 4.22), suggesting that 
the doping concentration was constant with depth and that the diodes fitted the theory 
of equation 2.33. A change in the gradient for bias voltages above 1 volt was observed 
and may have been due to a change in the doping level, or to the presence of deep traps 
in the AlInAs. Large values of barrier height were obtained with the Pt/Au metallisation 
when a NH3: OH surface treatment was used indicating that a photoresist free surface was 
essential to achieve the best results. Although the AlInAs surface was etched prior to 
loading into the evaporation chamber, there will still have been an oxide layer present 
which may have given an error depending on the density and occupation of the states 
associated with it. The platinum and titanium metallisations may have modified the 
surface states so causing the difference in extrapolated value of intercept with the voltage 
axis (VI). Further information may be obtained from the C-V data by varying the 
frequency of the signal used. A full analysis of the C-V measurements has not been done 
and so care must be taken when using the results obtained, however they do give a 
reasonable agreement with the I-V measurements. The C-V method used to obtain the 
barrier height, relies on a constant doping concentration, so that a straight line can be 
fitted to the data. 
5.2.4 Comparison of diode results with the literature 
The Pt/Au and Ti/Pt/Au Schottky barrier results can be compared with the work of 
Hodson et al. (1988), which was used as a starting point for this work. Hodson et al. 
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obtained a barrier height of 0.69 eV (by IrV, ) for the Pt/Au metallisation (c. f. 0.73 eV for 
this work) and 0.56 eV for the TiAu metallisation. The values of barrier height obtained 
in this work seem to be higher than previously reported in the literature for MOCVD 
grown AlInAs (see chapter 2) and were probably due to the improved quality of the 
AllnAs material, the use of platinum instead of titanium and the surface preparation 
used. MBE grown AllnAs is normally semi-insulating and larger values of barrier height 
have been obtained using this material. Ohno et al. (1981) claim a barrier height of 0.8 
eV (by C-V), using an in-situ MBE grown aluminium layer. Close examination of the 
paper shows that they have quoted V1 and so the barrier height would in fact be greater, 
however, it is hard to envisage its incorporation into a production process, as a useful 
highly doped InGaAs cap cannot be grown after the aluminium layer. 
5.3 Device results 
The incorporation of the ohmic contact technology into the device was straight forward 
as the ohmic contacts are made near the start of the device fabrication process. In fact, 
nearly all the samples which had ohmic contacts fabricated went on to be used for device 
fabrication. This however, meant that the gate etching had to be optimised for correct 
gate recess depth and not for the gated TLM method. The thickness of the InGaAs cap 
layer had to be reduced to improve the gate etching uniformity which did increase the 
contact resistance from 0.11 to 0.19 £Imm. The noise performance (of the 
AlInAs/InGaAs/InP device) which was expected to benefit from a small contact 
resistance was not measured. The contact technology was used for pseudomorphic 
devices where state of the art noise performance was obtained and now forms the basis 
of the ohmic contact technology that Plessey expect to put into HEMT production. 
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The incorporation of the Schottky contact technology was far from straight forward. The 
HEMT structure meant that the gate recess had to be etched very uniformly or else the 
Schottky metallisation would either touch the highly doped AlinAs cap layer or the small 
band-gap InGaAs channel layer. The gate leakage current was larger than expected from 
the large area diode measurements. Some of this leakage current was found to be due 
to the contact between the gate and the channel at the mesa edge. However this did not 
account for all of the extra current obtained. It was probable that the high fields at the 
edge of the gate stripes were responsible for the large current. Some of the problems 
may have been due to variations in the material quality. Also the close proximity of the 
doped AlInAs layer may have caused an increase in the current due to the extra carriers 
present. It is difficult to compare the gate leakage current of devices in the literature as 
this information is rarely given. However, the ability of a bias applied to the gate to 
pinch-off the current in the channel is a good indication of the presence of a low gate 
leakage current. Devices are normally made with the intention to pinch-off the channel, 
so when the I-V characteristics of the device are shown, and pinch-off is not achieved, it 
probably means that the gate current is high and would cause the device to fail if the gate 
bias was increased further. A leakage path between the source and drain which cannot 
be controlled by a gate contact may also be the problem. Fig. 4.37A in chapter 4 shows 
the I-V characteristics of a 150 pm wide device that has been etched correctly. The 
source-drain current (L) is below 2 mA/mm at a source-drain voltage (Vd, ) of 2 volts. 
This compares with 13 mA/mm (Pao et al. 1990), 25 mA/mm (Luo et al. 1990), 20 
mA/mm (Dämbkes et al. 1990), 12 mA/mm (Ng et al. 1989) and 20 mA/mm (Kuang et 
al. 1989). The gate leakage current depends critically on the gate recess depth being 
correct, so either the other studies failed to get this part of the processing correct or the 
Pt/Au metallisation used in this work was superior to the Ti/Pt/Au used in the other 
studies. 
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The technologies investigated in this work were successfully incorporated into the 
fabrication of working AllnAs/InGaAs/InP HEMTs. Hikosaka et al. (1988) have 
rationalised the available results on the high frequency performance of the 
AIInAs/InGaAs/InP device published in the literature. They found that the product of 
gate length (I8) and cutoff frequency (fT) is 25.8 GHz. }pm. The devices made during this 
work had lg = 1.1 pm and fr = 23.7 GHz, giving a fT x 18 product of 26.07 GHz. This 
result confirmed that the technology developed for the AIInAs/InGaAs/InP HEMT 
performed well, even at high frequency. 
The AlInAs/InGaAs/InP devices were fabricated using either a thin undoped AlInAs or 
InP buffer layer. This buffer layer has been shown to reduce the so called kink-effect 
(Hunt et al 1990) which is often observed for this device. 
5.4 Comparison of large area diode leakage current with 
device gate leakage current 
The increase in gate leakage current that was seen between the large area diodes and the 
gate stripes of the devices was investigated by, (1) measuring the leakage current of 
diodes of various sizes, (2) the effect of the number of mesa cross overs and (3) by 
calculating the contact resistance of Pt/Au to the InGaAs channel. 
Figs. 4.25A, B and C show the reverse bias current of the diodes with different diameters 
plotted against the ratio of edge to area. If an edge effect was affecting the current, it 
would be expected that the current would increase as the ratio increased, i. e. as the diode 
size reduced. The current did not depend significantly on diode size and even seemed 
145 
to be reducing as the ratio increased for the -0.1 V and -0.5 V bias voltages. It was 
therefore concluded that for the range of diodes studied no edge effect was observed. 
This does not mean that an edge effect did not exist for the device gates which had the 
much larger ratio of 4x 106, i. e. 50 times as great as the smallest diode measured. 
It has been reported in the literature (Fathimulla et al 1988) that the gate leakage current 
can be reduced by fabricating an air bridge gate stripe over the edge of the mesa. This 
was done to stop leakage current through the contact area between the gate and the 
InGaAs channel (which has a small band gap). To assess the effect of this contact area 
on the devices made in this work, a Pt/Au metallisation was deposited on undoped 
InGaAs and TLM measurements made in the normal way. The straight line fits obtained 
in figs. 4.28 and 4.29 showed that the method was a valid technique for assessing the 
contact resistance. However in this case it was the contact resistivity (p) that was 
required to calculate the resistance per area of the contact. To find the contact resistivity 
the TLM plots were extrapolated to the x-axis and the theory of Berger (1972) was used 
(which uses the slope of the TLM plot ie the sheet resistance). Normally this technique 
is considered inaccurate due to the fact that in-diffusion of dopants from the contact into 
the underlying semiconductor, changes the sheet resistance. This was not a problem for 
the Pt/Au metallisation which did not undergo a heat treatment. The calculated values 
of leakage current due to the area of Pt/Au in contact with the InGaAs channel, did not 
account for the large values of leakage current observed for the devices. 
The method of plotting the leakage current against the number of mesa cross overs, gave 
higher values of current (1.3-1.6 pA) but due to the small number of points on the graphs, 
this technique may not have been very accurate. The small number of suitable sites that 
had all the different types of devices working meant that this technique could not be used 
146 
more extensively. The same plots gave the leakage current due to the total gate area as 
9- 12 NA. This value is closer to the observed leakage current (0 - 18 µA) shown in Fig. 
4.37B. 
These techniques of assessing the leakage current suggested that the mesa cross-overs 
were not the dominant source of gate leakage current but that it was due to the area of 
contact between the Pt/Au and the AIInAs. 
Another possible explanation for the increased current of the devices over the large area 
diodes is the proximity of the doped AlInAs under the nominally undoped AllnAs. If 
the doped AlInAs was not fully depleted, the depletion region of the Schottky barrier 
would be reduced so increasing the field emission current. 
The AlInAs growth conditions for the large area diodes had a relatively long time to 
settle before the material used for the contacts was grown. The thinner AlInAs layer used 
for the devices (60 nm compared to 2 pm) may have meant that it had a greater number 
of defects, so increasing the leakage current. 
When the gate recess was etched it was possible that the etch was not uniform along its 
entire length. This may have meant that part of the gate stripe was contacting the 
InGaAs cap and another part of the stripe was contacting the doped AllnAs. This would 
obviously have caused high leakage currents. A large number of attempts were made 
to etch the gate recess to the correct depth. Reducing the thickness of the InGaAs ohmic 
contact layer and the AlInAs supply layer were a major factor in achieving devices that 
operated in depletion mode, yet could still be made to pinch-off. 
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Chapter Six 
Conclusions 
The aim of this work was to develop contact technologies commensurate with a 
commercial production process, that would improve the performance of the conventional, 
pseudomorphic and AlInAs/InGaAs/InP HEMTs. This aim was achieved by a detailed 
investigation of the effects of processing conditions on contact resistance, barrier height 
and gate leakage current. This chapter summarises the main results and conclusions of 
the work on (1) ohmic contacts, (2) Schottky contacts and (3) devices. 
6.1 Ohmic contacts 
An ohmic contact technology based on the evaporation of nickel, germanium and gold, 
and subsequent alloying was developed. The conclusions of this work are listed below. 
1. Contact resistance values comparable to the best reported in the literature were 
achieved on all three types of device utilising a common metallisation scheme. This 
demonstrates that the method of achieving an ohmic contact does not depend on the 
percentage of indium in the contact layer. 
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2. The type of surface treatment used did not have a significant effect on the contact 
resistance obtained. It therefore seems that as long as the surface is relatively clean, the 
final surface reconstruction, oxide thickness, or surface composition either has only a 
small effect on the method of contact formation or are independent of surface treatment. 
3. It was demonstrated for the first time, that for small values of contact resistance, 
the lay-out design of the TLM pattern and sheet resistance of the contact metal can have 
a large effect on the measured value of contact resistance. 
4. This was the first reported investigation to find the optimum germanium : gold 
ratio. It was found that the ratio depended on the alloying temperature used which 
probably governed the amount of mixing between layers. 
5. The use of indium/germanium/gold as an ohmic contact for the conventional 
HEMT was demonstrated for the first time. Although the contact resistance was large 
(0.82 - 0.86 S2mm), a more detailed study may reduce this value. 
6. The use of an etched TLM structure cannot be used as a process monitor control 
for the production of AlInAs/InGaAs/InP HEMTs unless a method of uniformly etching 
different dimensions is achieved. 
6.2 Schottky contacts 
Pt/Au and Ti/Pt/Au Schottky contacts to Alo. 48In052As were compared. The conclusions 
of this work are summarised below. 
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1. The thermionic emission theory was found to describe the current-voltage 
characteristics of the diodes. 
2. The Pt/Au metallisation gave an average barrier height of 0.73 eV when measured 
by the current-voltage technique and 0.75 eV when measured by the capacitance-voltage 
technique. These values are 0.04 eV greater than those obtained using the Ti/Pt/Au 
metallisation. The average ideality factor was 1.09 and 1.10 for the Pt/Au and the 
Ti/Pt/Au metallisations respectively. The barrier height of the Pt/Au metallisation 
increased to 0.87 eV when a NH3: OH surface treatment was included. 
3. The most significant difference between the two metallisations was a reduction in 
the reverse bias leakage current from 1.8 Am Z (@ -2 v) for Ti/Pt/Au to 0.049 Ani 2 for 
Pt/Au. 
4. The straight line fit of ln[J/{1-exp(-qV/kT))] against V (Fig. 5.6 and Fig. 5.8) 
showed that d¢e/dV and therefore the ideality factor were constant over the voltage 
range of -10 V to +0.2 V. 
5. The plot of In I against -V°25 (Fig. 5.7) does not give a straight line fit, which 
shows that the effective barrier height is not due to image force lowering alone. 
6. The plot of ln[J/{1-exp(-qV/kT)}] against V is a straight line showing that there 
is no measurable recombination current present. 
7. The most likely cause of the dependence of the barrier height with voltage (above 
that of image force lowering) is the presence of an interfacial layer. 
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8. The reason for the improved properties of Pt/Au over Ti/Pt/Au was not 
investigated, however as titanium will react more readily with oxygen than platinum, it 
may contain more oxygen as a contaminant from the evaporation chamber and will also 
react with the surface oxide on the AlInAs which may change the interface properties of 
the Schottky barrier. 
6.3 Devices 
1. Pt/Au has been used for the first time as the gate metallisation of an 
AlInAs/InGaAs/InP HEMT. The source-drain current (@ a source-drain bias of 2 volts) 
was reduced to less than 2 mA/mm by the application of a -0.7 volt source-gate bias. 
This compares with the best value reported in the literature of 12 mA/mm. It is 
concluded that the gate leakage current of the devices reported in the literature would 
cause the Schottky contact to breakdown if the source-gate bias was increased further. 
2. The gate leakage current of 1.7 x 105 A/m2, was approximately 3.5 x 106 greater 
than expected from the measurements made on large area diodes. The part of the gate 
in contact with the mesa edge contributed to less than 1.5 x 10° A/m2 (< 9%) of the 
current and it is concluded that the view held in the literature that the mesa edge is the 
main cause of gate leakage current is incorrect. The large edge/area ratio and the 
proximity of the underlying doped AlInAs were both thought to be responsible for the 
leakage current. 
3. The depth of the gate recess, the thickness of the AllnAs supply layer and the 
thickness of the InGaAs channel layer had the greatest affect on the total gate leakage 
current. The lowest leakage current occurred when the recess was etched down to the 
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middle of the AIInAs Schottky layer. The uniformity of this etch will therefore greatly 
affect the leakage current. 
4. Adhesion of a Pt/Au gate stripe on AllnAs was not visibly impaired by scratching 
with a probe needle or by ultrasonic agitation and therefore it was concluded that the 
adhesion properties at 20 °C were sufficient for a production process. 
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6.4 Future work 
The actual contact resistance to the 2DEG was not determined. It may be possible to use 
the gated TLM method if the recess width and gate etchant are optimised so that a 
uniform etch depth is achieved. The use of a plasma etch process or an anodization and 
strip process may be considered. These two etching processes may also be considered 
for the gate etching stage, but care must be taken not to damage the semiconductor and 
so increase the high frequency noise figure of the device. 
The fabrication process used to make the devices differed from a production process in 
that no passivation (typically silicon nitride or polyimide) was used. The affect of a 
complete production process therefore needs to be assessed. The long term stability of 
the Schottky and ohmic contacts, and indeed of the HEMT structure itself, also needs to 
be assessed. 
Elevated temperature processing of the Pt/AlInAs interface may cause stable PtAs2 to 
form and so improve the performance of the contact. The use of an InGaAs cap, can 
lower the alloy temperature required for the ohmic contacts, and the platinum Schottky 
barrier may withstand this alloying (which titanium would fail) so allowing the 
fabrication of self-aligned devices. 
Current-temperature measurements of the diodes may give a better understanding of the 
current transport mechanisms that are takeing place, in particular an accurate value of 
A" may be obtained. 
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Appendices 
Appendix 1 Derivation of extrinsic gm 
For an intrinsic FET, (see fig A1. l) 
'D=gmi Vgs 
or 
9jnj_ -'D 
V9s 
where iD = drain current 
gm; = intrinsic transconductance 
V8, = intrinsic source-gate voltage 
When the source resistance is taken into account, (see fig A1.2) 
V9s-Vys-1DRs 
where V'g3 = extrinsic source - drain voltage 
Rr, = source resistance 
also 
in-9v S=gºL1 (V9s-1 3) 
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or 
i_ 9(ugs 
D1 +gmiR3 
and by definition 
ID 
gm"_ 
vgl 
where g,,, X = extrinsic transconductance 
therefore 
_ 
9m, t 9aß 
1 +Rsgmi 
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Gate 
Cg 
ugs 
Source 
Fig. Ai. 1 Equivalent circuit for the intrinsic FET. 
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Ti gs ugs RS 
Source 
Drain 
Drain 
gmI gs 
Fig. A12 Equivalent circuit for a FET including source resistance (R,. 
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